- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359234 > MT90401AB1 (ZARLINK SEMICONDUCTOR INC) SONET/SDH System Synchronizer PDF資料下載
參數(shù)資料
| 型號： | MT90401AB1 |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | SONET/SDH System Synchronizer |
| 中文描述： | ATM/SONET/SDH SUPPORT CIRCUIT, PQFP80 |
| 封裝： | 14 X 14 MM, 1.40 MM HEIGHT, LEAD FREE, MS-026BEC, LQFP-80 |
| 文件頁數(shù)： | 27/38頁 |
| 文件大?。?/td> | 650K |
| 代理商： | MT90401AB1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁
MT90401
Data Sheet
27
Zarlink Semiconductor Inc.
0
TCLR
TIE Clear
. Set to zero to clear the Time Interval Error correction circuit resulting in a
realignment of output phase with input phase. When this bit is zero, the Time Interval
Error correction circuit is disabled. When this bit is one, the Time Interval Error correction
circuit will function normally.
Bit
Name
Functional Description
7
PRIOOR
Primary Out Of Range
. A one indicates that the primary reference is off the PLL
center frequency by more than 12 ppm. The measurement is done on a 1 second
basis using a signal derived from the 20 MHz clock input on C20i. When the
accuracy of the 20 MHz clock is
±
4.6ppm, the effective out of range limits of the
PRIOOR signal will be
+
16.6 ppm to -7.4 ppm or +7.4 ppm to -16.6 ppm.
6
SECOOR
Secondary Out of Range
. A one indicates that the secondary reference is off the
PLL center frequency by more than 12 ppm. The measurement is done on a 1
second basis using a signal derived from the 20 MHz clock input on C20i. When the
accuracy of the 20 MHz clock is
±
4.6 ppm, the effective out of range limits of the
PRIOOR signal will be
+
16.6 ppm to -7.4 ppm or +7.4 ppm to -16.6 ppm.
5
LOCK
Lock
. This bit goes high when the PLL is in frequency lock to the input reference.
4
HOLDOVER
Holdover
. This bit goes high whenever the device is in Holdover mode.
3
RSV
Reserved.
2
FLim
Frequency Limit
. This bit goes high whenever the reference frequency hits the
input frequency offset tolerance of the PLL. This bit can flicker high in the event of
large excursions of still tolerable input jitter.
1-0
RSV
Reserved.
Table 7 - Status Register 1 (Address 01H - Read Only)
Bit
Name
Functional Description
7
E3DS3/OC3
E3DS3/OC3 Selection.
Set this bit to zero to enable the differential 155.52 MHz
output clock on the C155N/C155P pins and cause the C34/C44 pin to output its
nominal clock frequency divided by 4. Set this bit to one to disable the differential
155.52 MHz output clock on the C155N/C155P pins and cause the C34/C44 pin to
output its nominal clock frequency.
6
E3/DS3
E3/DS3.
Set this bit low to select a clock rate of 44.736 MHz for the C34/C44 pin.
Set high to select a clock rate of 34.368 MHz for the C34/C44 pins.
5-0
RSV
Reserved
. Set to zero for normal operation.
Table 8 - Control Register 2 (Address 04H - Read/Write)
Bit
Name
Functional Description
Table 6 - Control Register 1 (Address 00H - Read/Write) (continued)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT9040 | T1/E1 Synchronizer |
| MT9040AN | T1/E1 Synchronizer |
| MT9043 | T1/E1 System Synchronizer |
| MT9043AN | T1/E1 System Synchronizer |
| MT9043AN48PINSSOP | T1/E1 System Synchronizer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT9040AN | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1 Synchronizer |
| MT9040AN1 | 制造商:Microsemi Corporation 功能描述:FRAMER E1 /T1 3.3V 48SSOP - Rail/Tube |
| MT9040ANR1 | 制造商:Microsemi Corporation 功能描述:FRAMER E1 /T1 3.3V 48SSOP - Tape and Reel |
| MT9041 | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Multiple Output Trunk PLL |
| MT9041AP | 制造商:Microsemi Corporation 功能描述:WAN/PLL 制造商:Zarlink Semiconductor Inc 功能描述:WAN/PLL |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。