參數(shù)資料
型號(hào): MT90401AB1
廠商: ZARLINK SEMICONDUCTOR INC
元件分類: 數(shù)字傳輸電路
英文描述: SONET/SDH System Synchronizer
中文描述: ATM/SONET/SDH SUPPORT CIRCUIT, PQFP80
封裝: 14 X 14 MM, 1.40 MM HEIGHT, LEAD FREE, MS-026BEC, LQFP-80
文件頁數(shù): 22/38頁
文件大小: 650K
代理商: MT90401AB1
MT90401
Data Sheet
22
Zarlink Semiconductor Inc.
3.6 Capture Range
Also referred to as pull-in range. This is the input frequency range over which the synchronizer must be able to pull
into synchronization. The MT90401 capture range is equal to
±
52 ppm minus the accuracy of the master clock
(C20i). For example, a
±
32 ppm master clock results in a capture range of
±
20 ppm.
MT90401 provides two pins and two bits, PRIOOR and SECOOR, to indicate whether the primary and secondary
reference are within the 12 ppm of the nominal frequency. When the accuracy of the 20 MHz oscillator is 4.6 ppm
the effective out of range limits of the PRIOOR and SECOOR pins will be +16.6 ppm to -7.4 ppm or +7.4 ppm to
-16.6 ppm. Both references are monitored at the same time. PRIOOR and SECOOR are updated every 1.0 to 1.5
seconds.
3.7 Lock Range
This is the input frequency range over which the synchronizer must be able to maintain synchronization. The lock
range is equal to the capture range for the MT90401.
3.8 Phase Slope
Phase slope is measured in seconds per second and is the rate at which a given signal changes phase with respect
to an ideal signal. The given signal is typically the output signal. An ideal signal is one that is at exactly the nominal
frequency and is completely free of jitter and wander.
3.9 Frequency Slope
Frequency slope is measured in ppm per second and is the rate at which the fractional frequency offset of a given
signal changes. The fractional frequency offset is calculated with respect to an ideal signal. The given signal is
typically the output signal. An ideal signal is one that is at exactly the nominal frequency and is completely free of
jitter and wander.
3.10 Time Interval Error (TIE)
TIE is the time delay between a given timing signal and an ideal timing signal.
3.11 Maximum Time Interval Error (MTIE)
MTIE is the maximum peak to peak delay between a given timing signal and an ideal timing signal within a
particular observation period.
3.12 Phase Continuity
Phase continuity is the phase difference between a given timing signal and an ideal timing signal at the end of a
particular observation period. Usually, the given timing signal and the ideal timing signal are of the same frequency.
Phase continuity applies to the output of the synchronizer after a signal disturbance due to a reference switch or a
mode change.
MTIE S
TIEmax t
( )
TIEmin t
( )
=
相關(guān)PDF資料
PDF描述
MT9040 T1/E1 Synchronizer
MT9040AN T1/E1 Synchronizer
MT9043 T1/E1 System Synchronizer
MT9043AN T1/E1 System Synchronizer
MT9043AN48PINSSOP T1/E1 System Synchronizer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT9040AN 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1 Synchronizer
MT9040AN1 制造商:Microsemi Corporation 功能描述:FRAMER E1 /T1 3.3V 48SSOP - Rail/Tube
MT9040ANR1 制造商:Microsemi Corporation 功能描述:FRAMER E1 /T1 3.3V 48SSOP - Tape and Reel
MT9041 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Multiple Output Trunk PLL
MT9041AP 制造商:Microsemi Corporation 功能描述:WAN/PLL 制造商:Zarlink Semiconductor Inc 功能描述:WAN/PLL