參數(shù)資料
型號: MSC8256TVT800B
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 數(shù)字信號處理
英文描述: 0-BIT, OTHER DSP, PBGA783
封裝: 29 X 29 MM, LEAD FREE, PLASTIC, FCBGA-783
文件頁數(shù): 50/68頁
文件大?。?/td> 910K
代理商: MSC8256TVT800B
MSC8256 Six-Core Digital Signal Processor Data Sheet, Rev. 3
Hardware Design Considerations
Freescale Semiconductor
54
3.1.2
Power-On Ramp Time
This section describes the AC electrical specification for the power-on ramp rate requirements for all voltage supplies (including
GVDD/SXPVDD/SXCVDD/QVDD/GVDD/NVDD, all VDD supplies, MVREF, and all AVDD supplies). Controlling the
power-on ramp time is required to avoid falsely triggering the ESD circuitry. Table 39 defines the power supply ramp time
specification.
3.1.3
Power Supply Guidelines
Use the following guidelines for power-up sequencing:
Couple M3VDD with the VDD power rail using an extremely low impedance path.
Couple inputs PLL1_AVDD, PLL2_AVDD and PLL3_AVDD with the VDD power rail using an RC filter (see Figure
There is no dependency in power-on/power-off sequence between the GVDD1, GVDD2, NVDD, and QVDD power
rails.
Couple inputs M1VREF and M2VREF with the GVDD1 and GVDD2 power rails, respectively. They should rise at
the same time as or after their respective power rail.
There is no dependency between RapidIO supplies: SXCVDD1, SXCVDD2, SXPVDD1 and SXPVDD2 and other
MSC8256 supplies in the power-on/power-off sequence
Couple inputs SR1_PLL_AVDD and SR2_PLL_AVDD with SXCVDD1 and SXCVDD2 power rails, respectively,
using an RC filter (see Figure 38).
External voltage applied to any input line must not exceed the I/O supply voltage related to this line by more than 0.6 V at any
time, including during power-up. Some designs require pull-up voltages applied to selected input lines during power-up for
configuration purposes. This is an acceptable exception to the rule during start-up. However, each such input can draw up to
80 mA per input pin per MSC8256 device in the system during power-up. An assertion of the inputs to the high voltage level
before power-up should be with slew rate less than 4 V/ns.
The device power rails should rise in the following sequence:
1.
VDD (and all coupled supplies)
2.
After the above rails rise to 90% of their nominal voltage, the following I/O power rails may rise in any sequence (see
Figure 34): QVDD, NVDD, GVDD1, and GVDD2.
Table 39. Power Supply Ramp Rate
Parameter
Min
Max
Unit
Required ramp rate.
36000
V/s
Notes:
1.
Ramp time is specified as a linear ramp from 10% to 90% of nominal voltage of the specific voltage supply. If the ramp is
non-linear (for example, exponential), the maximum rate of change from 200 to 500 mV is the most critical because this range
might falsely trigger the ESD circuitry.
2.
Required over the full recommended operating temperature range (see Table 3).
3.
All supplies must be at their stable values within 50 ms.
Figure 34. Supply Ramp-Up Sequence
VDD, MVDD, M3VDD
90%
NVDD, QVDD, GVDD1, GVDD2
相關(guān)PDF資料
PDF描述
MSC8256SVT1000B 0-BIT, OTHER DSP, PBGA783
MSM5547RS 0 TIMER(S), REAL TIME CLOCK, PDIP42
MSM58321RS 0 TIMER(S), REAL TIME CLOCK, PDIP16
MSM6052GS 4-BIT, MROM, MICROCONTROLLER, PQFP44
MSM6242BGS 1 TIMER(S), REAL TIME CLOCK, PDSO24
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MSC83301 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS
MSC83303 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS
MSC83305 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS
MSC85623 制造商:ASI 制造商全稱:ASI 功能描述:NPN RF TRANSISTOR
MSC8W38T15-L6 功能描述:電纜束帶 MS Strapping, 316 SS, Nylon FC, .38" (9. RoHS:否 制造商:Phoenix Contact 產(chǎn)品:Cable Tie Mounts 類型:Adhesive 顏色:Black 材料:Acrylonitrile Butadiene Styrene (ABS) 長度:19 mm 寬度:19 mm 抗拉強(qiáng)度: