826
32099I–01/2012
AT32UC3L016/32/64
15. BODVERSION register reads 0x100
BODVERSION register reads 0x100 instead of 0x101.
Fix/Workaround
None.
16. DFLLVERSION register reads 0x200
DFLLVERSION register reads 0x200 instead of 0x201.
Fix/Workaround
None.
17. RCCRVERSION register reads 0x100
RCCRVERSION register reads 0x100 instead of 0x101.
Fix/Workaround
None.
18. OSC32VERSION register reads 0x100
OSC32VERSION register reads 0x100 instead of 0x101.
Fix/Workaround
None.
19. VREGVERSION register reads 0x100
VREGVERSION register reads 0x100 instead of 0x101.
Fix/Workaround
None.
20. RC120MVERSION register reads 0x100
RC120MVERSION register reads 0x100 instead of 0x101.
Fix/Workaround
None.
35.4.8
AST
1.
AST wake signal is released one AST clock cycle after the BUSY bit is cleared
After writing to the Status Clear Register (SCR) the wake signal is released one AST clock
cycle after the BUSY bit in the Status Register (SR.BUSY) is cleared. If entering sleep mode
directly after the BUSY bit is cleared the part will wake up immediately.
Fix/Workaround
Read the Wake Enable Register (WER) and write this value back to the same register. Wait
for BUSY to clear before entering sleep mode.
35.4.9
WDT
1.
Clearing the WDT in window mode
In window mode, if the WDT is cleared 2TBAN CLK_WDT cycles after entering the window,
the counter will be cleared, but will not exit the window. If this occurs, the SR.WINDOW bit
will not be cleared after clearing the WDT.
Fix/Workaround
Check SR.WINDOW immediately after clearing the WDT. If set then clear the WDT once
more.
2.
Clearing the Watchdog Timer (WDT) counter in second half of timeout period will
issue a Watchdog reset
If the WDT counter is cleared in the second half of the timeout period, the WDT will immedi-
ately issue a Watchdog reset.