- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45359 > MPC8308CVMAFD (FREESCALE SEMICONDUCTOR INC) 32-BIT, 266 MHz, MICROPROCESSOR, PBGA473 PDF資料下載
參數(shù)資料
| 型號： | MPC8308CVMAFD |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 266 MHz, MICROPROCESSOR, PBGA473 |
| 封裝： | 19 X 19 MM, 0.80 MM PITCH, 1.39 MM HEIGHT, LEAD FREE, MAPBGA-473 |
| 文件頁數(shù)： | 74/88頁 |
| 文件大?。?/td> | 2550K |
| 代理商： | MPC8308CVMAFD |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁當(dāng)前第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
MPC8308 PowerQUICC II Pro Processor Hardware Specification, Rev. 1
76
Freescale Semiconductor
Clocking
21.1
System Clock Domains
The primary clock input (SYS_CLK_IN) frequency is multiplied up by the system phase-locked loop
(PLL) and the clock unit to create three major clock domains:
The coherent system bus clock (csb_clk)
The internal clock for the DDR controller (ddr_clk)
The internal clock for the local bus interface unit (lbc_clk)
The csb_clk frequency is derived as follows:
csb_clk = [SYS_CLK_IN] × SPMF
The csb_clk serves as the clock input to the e300 core. A second PLL inside the core multiplies up the
csb_clk frequency to create the internal clock for the core (core_clk). The system and core PLL multipliers
are selected by the SPMF and COREPLL fields in the reset configuration word low (RCWL), which is
loaded at power-on reset or by one of the hard-coded reset options. For more information, see the Reset
Clock Configuration chapter in the MPC8308 PowerQUICC II Pro Processor Reference Manual.
The DDR SDRAM memory controller operates with a frequency equal to twice the frequency of csb_clk.
Note that ddr_clk is not the external memory bus frequency; ddr_clk passes through the DDR clock divider
(
÷2) to create the differential DDR memory bus clock outputs (MCK and MCK). However, the data rate
is the same frequency as ddr_clk.
The local bus memory controller operates with a frequency equal to the frequency of csb_clk. Note that
lbc_clk is not the external local bus frequency; lbc_clk passes through the LBC clock divider to create the
external local bus clock outputs (LSYNC_OUT and LCLK0:2). The LBC clock divider ratio is controlled
by LCCR[CLKDIV]. For more information, see the Reset Clock Configuration chapter in the MPC8308
PowerQUICC II Pro Processor Reference Manual.
In addition, some of the internal units may be required to be shut off or operate at lower frequency than
the csb_clk frequency. These units have a default clock ratio that can be configured by a memory-mapped
register after the device comes out of reset. Table 54 specifies which units have a configurable clock
frequency. For more information, see Reset Clock Configuration chapter in the MPC8308 PowerQUICC
II Pro Processor Reference Manual.
NOTE
The clock ratios of these units must be set before they are accessed.
Table 54. Configurable Clock Units
Unit
Default Frequency
Options
eTSEC1,eTSEC2
csb_clk/3
Off,
csb_clk, csb_clk/2, csb_clk/3
I2C
csb_clk
Off,
csb_clk,csb_clk/2, csb_clk/3
DMA complex
csb_clk
Off,
csb_clk,csb_clk/2,csb_clk/3
PCIEXP
csb_clk
Off,
csb_clk, csb_clk/2, csb_clk/3
eSDHC
csb_clk
Off
, csb_clk, csb_clk/2, csb_clk/3
USB
csb_clk
Off
, csb_clk, csb_clk/2, csb_clk/3
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC8309CVMAGDCA | 32-BIT, 400 MHz, RISC PROCESSOR, PBGA489 |
| MPC8309CVMADFCA | 32-BIT, 266 MHz, RISC PROCESSOR, PBGA489 |
| MPC8309CVMAHFCA | 32-BIT, 417 MHz, RISC PROCESSOR, PBGA489 |
| MPC8313EVRAFF | 32-BIT, 333 MHz, MICROPROCESSOR, PBGA516 |
| MPC8313EVRAGD | 32-BIT, 400 MHz, MICROPROCESSOR, PBGA516 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC8308CVMAFDA | 功能描述:微處理器 - MPU E300 ext tmp Qual 333 RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC8308CVMAGD | 功能描述:微處理器 - MPU E300 EXT TMP 400 RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC8308CVMAGDA | 功能描述:微處理器 - MPU E300 EXT TMP 400 RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC8308CZQADD | 功能描述:微處理器 - MPU E300 ext tmp Qual266 RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC8308CZQADDA | 功能描述:微處理器 - MPU E300 ext tmp Qual266 RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。