- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69034 > ML60851EGA (LAPIS SEMICONDUCTOR CO LTD) UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 PDF資料下載
參數(shù)資料
| 型號： | ML60851EGA |
| 廠商： | LAPIS SEMICONDUCTOR CO LTD |
| 元件分類： | 總線控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 |
| 封裝： | 0.80 MM PITCH, PLASTIC, QFP-44 |
| 文件頁數(shù)： | 68/85頁 |
| 文件大小： | 387K |
| 代理商： | ML60851EGA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁當(dāng)前第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁
FEDL60851E-01
OKI Semiconductor
ML60851E
69/84
(4) Receive packet ready interrupts (EP1, EP2)
These interrupts are generated when the respective EP has received an appropriate data packet from the USB
bus and the local MCU can read that data.
Operation
Source of operation
Description (conditions, responses, etc.)
Receive packet ready
interrupt generation
ML60851E
The receive packet ready bit of the corresponding EP
status register (EPnSTAT) is asserted during data
reception when the EOP of the data packet has been
received and the data has been stored without error in the
corresponding FIFO. The end of a packet is recognized
when an EOP has arrived in the cases of both full packets
and short packets.
An interrupt is generated at this time, if the corresponding
receive packet ready interrupt enable bit has been
asserted.
(EOP: End of packet)
End of receive packet ready
interrupt
Local MCU (firmware)
After the number of bytes in the receive FIFO data
(EPnFIFO) indicated by the corresponding receive byte
count register (EPnRXCNT) has been read, write a “1” into
the respective receive packet ready bit of the end point
packet ready register (PKTRDY). (This bit is reset when a
'1' is written in this bit.)
The following table outlines the relationship between ML60851E registers and packet ready interrupt generation
during EP1 or EP2 receive (host to device communication) operation.
INTENBL(D1/D2)*
EPnCON(D7)
Rx PKTRDY(D1/D2)*
INTSTAT(D1/D2)*
1
0
1
0
1
X
0
X
0
* Use D1 bit when considering EP1 operation or use D2 bit when considering EP2 operation
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ML60851EGA | UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 |
| ML60851ETB | UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 |
| ML610Q346 | RISC MICROCONTROLLER, PQFP64 |
| ML610346 | RISC MICROCONTROLLER, PQFP64 |
| ML610Q347J-NNNTB | 8-BIT, FLASH, 4.2 MHz, RISC MICROCONTROLLER, PQFP64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ML60851ETB | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:USB Device Controller |
| ML60852 | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:USB Device Controller |
| ML60852A | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:USB Device Controller |
| ML60852ATBZ010 | 功能描述:USB 接口集成電路 12 Mbps; USB Device Controller RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ML60852ATBZ03A | 制造商:ROHM Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。