- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69034 > ML60851EGA (LAPIS SEMICONDUCTOR CO LTD) UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 PDF資料下載
參數(shù)資料
| 型號： | ML60851EGA |
| 廠商： | LAPIS SEMICONDUCTOR CO LTD |
| 元件分類： | 總線控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 |
| 封裝： | 0.80 MM PITCH, PLASTIC, QFP-44 |
| 文件頁數(shù)： | 66/85頁 |
| 文件大?。?/td> | 387K |
| 代理商： | ML60851EGA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁當前第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁
FEDL60851E-01
OKI Semiconductor
ML60851E
68/84
(3) EP0 Transmit packet ready interrupt
This is used mainly during the transmission of a data packet in a control read transfer.
Operation
Source of operation
Description (conditions, responses, etc.)
EP0 Transmit packet ready
interrupt generation
ML60851E
The EP0 transmit packet ready bit (D4 of PKTRDY) is
de-asserted during a control read transfer when the
processing has changed from the setup stage to the data
stage, and it is possible to write the transmit data to the
FIFO.
At this time, an interrupt is generated if the EP0 transmit
packet ready interrupt enable bit (bit D4 of INTENBL) has
been asserted.
For the second and subsequent packets, in addition to this
condition, before the interrupt is generated, it is necessary
for an ACK response to come from the host for the packet
that has just been sent.
End of EP0 transmit packet
ready interrupt
Local MCU (firmware)
In the case of EP0 transmission, after the one packet of the
EP0 transmit data has been written in EP0TXFIFO, write a
“1” into the EP0 transmit packet ready bit (bit D4 of
PKTRDY). This puts the ML60851E in a state in which it
can transmit the data (that is, it can transmit the data packet
when an IN token arrives), and the
INTR pin is de-asserted
at the same time.
Even when the number of bytes in the write data is less
than the maximum packet size, it is possible to transmit the
data by writing a “1” into the transmit packet ready status
bit. This makes it possible to transmit a short packet.
The following table outlines the relationship between ML60851E registers and EP0 transmit packet ready interrupt
generation.
INTENBL(D4)
EP0 Tx PKTRDY(D4)
INTSTAT(D4)
1
0
1
0
X
0
X This symbol means that it does not matter whether the value is ‘1’ or ‘0’
相關PDF資料 |
PDF描述 |
|---|---|
| ML60851EGA | UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 |
| ML60851ETB | UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 |
| ML610Q346 | RISC MICROCONTROLLER, PQFP64 |
| ML610346 | RISC MICROCONTROLLER, PQFP64 |
| ML610Q347J-NNNTB | 8-BIT, FLASH, 4.2 MHz, RISC MICROCONTROLLER, PQFP64 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ML60851ETB | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:USB Device Controller |
| ML60852 | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:USB Device Controller |
| ML60852A | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:USB Device Controller |
| ML60852ATBZ010 | 功能描述:USB 接口集成電路 12 Mbps; USB Device Controller RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ML60852ATBZ03A | 制造商:ROHM Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。