參數(shù)資料
型號(hào): MK20X512VMD100R
廠商: FREESCALE SEMICONDUCTOR INC
元件分類(lèi): 微控制器/微處理器
英文描述: RISC MICROCONTROLLER, PBGA144
封裝: 13 X 13 MM, MAPBGA-144
文件頁(yè)數(shù): 39/67頁(yè)
文件大?。?/td> 997K
代理商: MK20X512VMD100R
Table 26. 16-bit ADC with PGA characteristics (continued)
Symbol
Description
Conditions
Min.
Typ.1
Max.
Unit
Notes
EIL
Input leakage er‐
ror
All modes
IIn × RAS
mV
IIn = leakage
current
(refer to the
MCU's voltage
and current op‐
erating ratings)
VPP,DIFF
Maximum differ‐
ential input signal
swing
[(VREFPGA × 2.33) - 0.2] / (2 ×
Gain)
V
SNR
Signal-to-noise
ratio
Gain=1
Gain=64
TBD
8.3
57.7
dB
Average=32
THD
Total harmonic
distortion
Gain=1
Gain=64
TBD
87.3
85.3
dB
Average=32,
fin=100Hz
SFDR
Spurious free dy‐
namic range
Gain=1
Gain=64
TBD
92.42
92.54
dB
Average=32,
fin=100Hz
ENOB
Effective number
of bits
Gain=1, Average=4
Gain=1, Average=8
Gain=64, Average=4
Gain=64, Average=8
Gain=1, Average=32
Gain=2, Average=32
Gain=4, Average=32
Gain=8, Average=32
Gain=16, Average=32
Gain=32, Average=32
Gain=64, Average=32
TBD
12.3
12.7
8.4
8.7
13.4
13.1
12.6
11.8
11.1
10.2
9.3
bits
SINAD
Signal-to-noise
plus distortion ra‐
tio
See ENOB
6.02 × ENOB + 1.76
dB
1. Typical values assume VDDA =3.0V, Temp=25°C, fADCK=6MHz unless otherwise stated.
2. Gain = 2PGAGx
3. When the PGA gain is changed, it takes some time to settle the output for the ADC to work properly. During a gain
switching, a few ADC outputs should be discarded (minimum two data samples, may be more depending on ADC
sampling rate and time of the switching).
4. Limit the input signal swing so that the PGA does not saturate during operation. Input signal swing is dependent on the
PGA reference voltage and gain setting.
Peripheral operating requirements and behaviors
K20 Sub-Family Data Sheet Data Sheet, Rev. 1, 11/2010.
44
Preliminary
Freescale Semiconductor, Inc.
Preliminary
相關(guān)PDF資料
PDF描述
MK20X512VLQ100R RISC MICROCONTROLLER, PQFP144
MK2304S-1ILF 2304 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8
MK2304S-1LF 2304 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8
MK2703SILF 27 MHz, OTHER CLOCK GENERATOR, PDSO8
MK2703SLFTR 27 MHz, OTHER CLOCK GENERATOR, PDSO8
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MK2104MAV 制造商:Panasonic Industrial Company 功能描述:DISK DRIVE
MK21-1A66B-100W 制造商:MEDER 制造商全稱(chēng):Meder Electronic 功能描述:MK Reed Sensor
MK21-1A66B-500W 功能描述:近程傳感器 1 Form A Screw Mt AT 1015 Wire Term RoHS:否 制造商:Vishay Semiconductors 感應(yīng)方式:Optical 感應(yīng)距離:1 mm to 200 mm 電源電壓:2.5 V to 3.6 V 安裝風(fēng)格:SMD/SMT 輸出配置:Digital 最大工作溫度:+ 85 C 最小工作溫度:- 25 C 系列:VCNL3020
MK21-1A66C-100W 制造商:MEDER 制造商全稱(chēng):Meder Electronic 功能描述:MK Reed Sensor
MK21-1A66C-500W 功能描述:近程傳感器 1 Form A Screw Mt AT 1520 Wire Term RoHS:否 制造商:Vishay Semiconductors 感應(yīng)方式:Optical 感應(yīng)距離:1 mm to 200 mm 電源電壓:2.5 V to 3.6 V 安裝風(fēng)格:SMD/SMT 輸出配置:Digital 最大工作溫度:+ 85 C 最小工作溫度:- 25 C 系列:VCNL3020