I
參數(shù)資料
型號： MCIMX357DVM5BR2
廠商： Freescale Semiconductor
文件頁數(shù)： 110/147頁
文件大小： 0K
描述： IC MPU I.MX35 400MAPBGA
標準包裝： 1,000
系列： i.MX35
核心處理器： ARM11
芯體尺寸： 32-位
速度： 532MHz
連通性： 1 線，CAN，EBI/EMI，以太網(wǎng)，I²C，MMC，SPI，SSI，UART/USART，USB OTG
外圍設備： DMA，I²S，LCD，POR，PWM，WDT
輸入/輸出數(shù)： 96
程序存儲器類型： ROMless
RAM 容量： 128K x 8
電壓 - 電源 (Vcc/Vdd)： 1.33 V ~ 1.47 V
振蕩器型： 外部
工作溫度： -20°C ~ 70°C
封裝/外殼： 400-LFBGA
包裝： 帶卷 (TR)
i.MX35 Applications Processors for Industrial and Consumer Products, Rev. 10
Freescale Semiconductor
65
4.9.11
I2C AC Electrical Specifications
This section describes the electrical characteristics of the I2C module.
4.9.11.1
I2C Module Timing
Figure 43 depicts the timing of the I2C module. Table 52 lists the I2C module timing parameters.
Figure 43. I2C Bus Timing Diagram
Table 52. I2C Module Timing Parameters
ID
Parameter
Standard Mode
Fast Mode
Unit
Min.
Max.
Min.
Max.
IC1
I2CLK cycle time
10
—
2.5
—
μs
IC2
Hold time (repeated) START condition
4.0
—
0.6
—
μs
IC3
Set-up time for STOP condition
4.0
—
0.6
—
μs
IC4
Data hold time
01
1 A device must internally provide a hold time of at least 300 ns for the I2DAT signal in order to bridge the undefined region of
the falling edge of I2CLK.
3.452
2 The maximum hold time has to be met only if the device does not stretch the LOW period (ID IC6) of the I2CLK signal.
μs
IC5
HIGH Period of I2CLK Clock
4.0
—
0.6
—
μs
IC6
LOW Period of the I2CLK Clock
4.7
—
1.3
—
μs
IC7
Set-up time for a repeated START condition
4.7
—
0.6
—
μs
IC8
Data set-up time
250
—
1003
3 A fast-mode I2C-bus device can be used in a standard-mode I2C-bus system, but the requirement of set-up time (ID IC7) of
250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the I2CLK signal.
If such a device does stretch the LOW period of the I2CLK signal, it must output the next data bit to the I2DAT line
max_rise_time (ID No IC10) + data_setup_time (ID No IC8) = 1000 + 250 = 1250 ns (according to the Standard-mode I2C-bus
specification) before the I2CLK line is released.
—ns
IC9
Bus free time between a STOP and START condition
4.7
—
1.3
—
μs
IC10
Rise time of both I2DAT and I2CLK signals
—
1000
—
300
ns
IC11
Fall time of both I2DAT and I2CLK signals
—
300
—
300
ns
IC12
Capacitive load for each bus line (Cb)—
400
—
400
pF
IC10
IC11
IC9
IC2
IC8
IC4
IC7
IC3
IC6
IC10
IC5
IC11
START
STOP
START
I2DAT
I2CLK
IC1
相關PDF資料
PDF描述
VI-26V-IY-F1 CONVERTER MOD DC/DC 5.8V 50W
TP3054WM/NOPB IC FILTER ENHANCE INTERFC 16SOIC
MK51DN256ZCMD10 IC ARM CORTEX MCU 256KB 144BGA
VI-26T-IY-F4 CONVERTER MOD DC/DC 6.5V 50W
MC9S12XHZ512CAL IC MCU 16BIT 512 FLASH 112-LQFP
相關代理商/技術參數(shù)
參數(shù)描述
MCIMX35GVMN4A 制造商:Freescale Semiconductor 功能描述:RINGO MX35 CONSUMER - Trays
MCIMX35LPDK 功能描述:開發(fā)板和工具包 - ARM I.MX35 PRODUCT DEVELOPME RoHS:否 制造商:Arduino 產(chǎn)品:Development Boards 工具用于評估:ATSAM3X8EA-AU 核心:ARM Cortex M3 接口類型:DAC, ICSP, JTAG, UART, USB 工作電源電壓:3.3 V
MCIMX35LPDK 制造商:Freescale Semiconductor 功能描述:I.MX35 Linux Development Kit
MCIMX35LPDKJ 功能描述:開發(fā)板和工具包 - ARM HARDWARE RoHS:否 制造商:Arduino 產(chǎn)品:Development Boards 工具用于評估:ATSAM3X8EA-AU 核心:ARM Cortex M3 接口類型:DAC, ICSP, JTAG, UART, USB 工作電源電壓:3.3 V
MCIMX35LPDKJ 制造商:Freescale Semiconductor 功能描述:; LEADED PROCESS COMPATIBLE:YES; PEAK RE
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*