- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69031 > MC9S12UF32PU (FREESCALE SEMICONDUCTOR INC) 16-BIT, FLASH, 60 MHz, MICROCONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | MC9S12UF32PU |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, FLASH, 60 MHz, MICROCONTROLLER, PQFP100 |
| 封裝： | LQFP-100 |
| 文件頁數(shù)： | 86/128頁 |
| 文件大?。?/td> | 1785K |
| 代理商： | MC9S12UF32PU |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁當前第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁
System on a Chip Guide — 9S12UF32DGV1/D V01.05
60
Freescale Semiconductor
2.4.21 PE3 / LSTRB / TAGLO — Port E I/O Pin 3 / Low-Byte Strobe (LSTRB)
PE3 can be used as a general-purpose I/O in all modes and is an input with an active pull-up out of reset.
PE3 can also be configured as a Low-Byte Strobe (LSTRB). The LSTRB signal is used in write operations,
so external low byte writes will not be possible until this function is enabled. LSTRB can be enabled by
setting the LSTRE bit in the PEAR register. In Expanded Wide and Emulation Narrow modes, and when
BDM tagging is enabled, the LSTRB function is multiplexed with the TAGLO function. When enabled a
logic zero on the TAGLO pin at the falling edge of ECLK will tag the low byte of an instruction word
being read into the instruction queue.
2.4.22 PE2 / R/W — Port E I/O Pin 2 / Read/Write
PE2 can be used as a general-purpose I/O in all modes and is configured an input with an active pull-up
out of reset. If the read/write function is required it should be enabled by setting the RDWE bit in the PEAR
register. External writes will not be possible until the read/write function is enabled.
2.4.23 PE1 / IRQ — Port E input Pin 1 / Maskable Interrupt Pin
PE1 is always an input and can always be read. The PE1 pin is also the IRQ input used for requesting an
asynchronous interrupt to the MCU. During reset, the I bit in the condition code register (CCR) is set and
any IRQ interrupt is masked until software enables it by clearing the I bit. The IRQ is software
programmable to either falling edge-sensitive triggering or level-sensitive triggering based on the setting
of the IRQE bit in the IRQCR register. The IRQ is always enabled and configured to level-sensitive
triggering out of reset. It can be disabled by clearing IRQEN bit in the IRQCR register. There is an active
pull-up on this pin while in reset and immediately out of reset. The pull-up can be turned off by clearing
PUPEE in the PUCR register.
2.4.24 PE0 / XIRQ — Port E input Pin 0 / Non Maskable Interrupt Pin
PE0 is always an input and can always be read. The PE0 pin is also the XIRQ input for requesting a
non-maskable asynchronous interrupt to the MCU. During reset, the X bit in the condition code register
(CCR) is set and any XIRQ interrupt is masked until MCU software enables it by clearing the X bit.
Because the XIRQ input is level sensitive triggered, it can be connected to a multiple-source wired-OR
network. There is an active pull-up on this pin while in reset and immediately out of reset. The pull-up can
be turned off by clearing PUPEE in the PUCR register.
2.4.25 PJ2 / MSSCLK/ROMCTL - Port J I/O Pin 2
PJ2 is a general purpose input or output pin. In expanded modes the PJ2 pin can be used to determine the
reset state of the ROMON bit in the MISC register. At the rising edge of RESET, the state of the PJ2 pin
is latched to the ROMON bit. When the MSHC module is enabled it becomes the serial clock line
(MSSCLK) for the MSHC module. While in reset and immediately out of reset the PJ2 pin is configured
as a high impedance input pin. Consult the Port Integration Module (PIM) PIM_9UF32 Block Guide and
the MSHC Block Guide for information about pin configurations.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC9S12XD384CFV | 16-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP144 |
| MC9SD64CPVR2 | 16-BIT, FLASH, 25 MHz, MICROCONTROLLER, PQFP112 |
| MC9SD64VFUR2 | 16-BIT, FLASH, 25 MHz, MICROCONTROLLER, PQFP80 |
| MC9SDJ64MPVR2 | 16-BIT, FLASH, 25 MHz, MICROCONTROLLER, PQFP112 |
| MC9SD64VPVR2 | 16-BIT, FLASH, 25 MHz, MICROCONTROLLER, PQFP112 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC9S12UF32PUE | 功能描述:16位微控制器 - MCU 16 BIT 30MHZ RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時鐘頻率:24 MHz 程序存儲器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風格:SMD/SMT |
| MC9S12XA256CAA | 功能描述:16位微控制器 - MCU 9S12XA256 TSMC3 GENERAL RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時鐘頻率:24 MHz 程序存儲器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風格:SMD/SMT |
| MC9S12XA256CAAR | 功能描述:16位微控制器 - MCU 9S12XA256 TSMC3 GENERAL RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時鐘頻率:24 MHz 程序存儲器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風格:SMD/SMT |
| MC9S12XA256CAG | 功能描述:16位微控制器 - MCU 512K FLASH HCS12X MCU RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時鐘頻率:24 MHz 程序存儲器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風格:SMD/SMT |
| MC9S12XA256CAL | 功能描述:16位微控制器 - MCU 9S12XA256 TSMC3 GENERAL RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時鐘頻率:24 MHz 程序存儲器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復。