- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98013 > MC92602ZTA (FREESCALE SEMICONDUCTOR INC) SPECIALTY MICROPROCESSOR CIRCUIT, PBGA196 PDF資料下載
參數(shù)資料
| 型號： | MC92602ZTA |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | SPECIALTY MICROPROCESSOR CIRCUIT, PBGA196 |
| 封裝： | 15 X 15 MM, 1.60 MM HEIGHT, 1 MM PITCH, MAPBGA-196 |
| 文件頁數(shù)： | 43/102頁 |
| 文件大?。?/td> | 1581K |
| 代理商： | MC92602ZTA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁當(dāng)前第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁
MOTOROLA
Chapter 4. Rate Adaption of Packet Data Streams
4-3
Rate Adaption Method
proper running disparity as described above, two complete /C1/C2/ code group sets must
be added to the packet stream.
4.1.2
Idle Context
The idle context is when the transceivers are transmitting idle ordered sets when the link is
idle or during inter-packet gaps (IPG). An idle ordered set consists of two types of code
group pairs:
/I1/: /K28.5/D5.6
/I2/: /K28.5/D16.2
where /I1/ is a ‘correcting’ idle and /I2/ is a ‘preserving’ idle. However, there is a more
general definition of an idle ordered set, as any pair of code groups where the first code
group is a /K28.5/ followed by a /Dxx.x/ code group, where /Dxx.x/ is not /D21.5/ or /D2.2/.
The rules for the insertion of idle ordered sets into a packet stream dictate that the resulting
running disparity be negative after the idle code group is inserted. A correcting idle, /I1/,
toggles positive running disparity to negative; a preserving idle, /I2/, maintains negative
running disparity. These rules are in place, specifically to allow the addition or deletion of
preserving idle ordered sets by repeaters to accommodate retiming. Therefore, rate
adaption in the idle context is accomplished through the addition and deletion of preserving
idle ordered sets.
The MC92602, on detection of an imminent overflow, searches for and deletes an /I2/
ordered set, removing a total of two code groups from the packet stream. The packet stream
tolerates deletion of /I2/ as described above. Deleting /I2/ raises concerns about IPG
shrinkage. The IEEE Std 802.3 specification [5], Clause 4.4.2.4, requires the IPG on
transmit to be at least 12 code groups in duration, including the end of packet delimiter
(EPD). The received IPG is only required to be at least eight code groups in duration,
leaving four code groups available to remove per IPG.
NOTE
The MC92602 does not verify that the IPG meets minimum
length requirements after removal of the /I2/ code groups. It
assumes that the IPG is at least 12 code groups in length when
received.
On detection of an imminent underflow, the MC92602 searches for an /I2/ ordered set and
inserts an /I2/ adjacent to it into the packet stream, adding a total of two code groups. The
packet stream tolerates additional /I2/ ordered sets because maximum IPG length is not
limited.
Special consideration is given to IPG in the data context to accommodate Jumbo frames and
frame bursting. These are described in the following section.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC9S08AC16CFDE | 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, BCC48 |
| MC9S08GW32CLH | MICROCONTROLLER, PQFP64 |
| MC9S08LL36 | 8-BIT, FLASH, 40 MHz, RISC MICROCONTROLLER, PQFP64 |
| MC9S08QE8CPG | 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PDIP16 |
| MC9S12DP512MPV | 16-BIT, FLASH, 25 MHz, MICROCONTROLLER, PQFP112 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC92603VF | 功能描述:IC TXRX ETH QUAD GIG 256-MAPBGA RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:25 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:4.5 V ~ 5.5 V 安裝類型:通孔 封裝/外殼:16-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:16-PDIP 包裝:管件 |
| MC92603VM | 功能描述:IC ETH TXRX QUAD GIG 256-MAPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC92604VM | 功能描述:IC ETH TXRX DUAL GIG 196-MAPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC92604ZT | 功能描述:IC TXRX ETH DUAL GIG 196-MAPBGA RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:25 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:4.5 V ~ 5.5 V 安裝類型:通孔 封裝/外殼:16-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:16-PDIP 包裝:管件 |
| MC92610 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。