參數(shù)資料
型號: MC68HCP11A1CFN3
廠商: MOTOROLA INC
元件分類: 微控制器/微處理器
英文描述: HCMOS Single-Chip Microcontroller
中文描述: 8-BIT, EEPROM, 3 MHz, MICROCONTROLLER, PQCC52
封裝: PLASTIC, LCC-52
文件頁數(shù): 81/158頁
文件大小: 776K
代理商: MC68HCP11A1CFN3
MC68HC11A8
TECHNICAL DATA
RESETS, INTERRUPTS, AND LOW POWER MODES
MOTOROLA
9-1
9
9 RESETS, INTERRUPTS, AND LOW POWER MODES
This section provides a description of the resets, interrupts, and low power modes. The
computer operating properly (COP) watchdog system and clock monitor are described
as part of the reset system. The interrupt description includes a flowchart to illustrate
how interrupts are executed.
9.1 Resets
The MCU has four possible types of reset: an active low external reset pin (RESET),
a power-on reset, a computer operating properly (COP) watchdog timer reset, and a
clock monitor reset.
9.1.1 External RESET Pin
The RESET pin is used to reset the MCU and allow an orderly software start-up pro-
cedure. When a reset condition is sensed, this pin is driven low by an internal device
for four E clock cycles, then released, and two E clock cycles later it is sampled. If the
pin is still low, it means that an external reset has occurred. If the pin is high, it implies
that the reset was initiated internally by either the watchdog timer (COP) or the clock
monitor (refer to
Figure 9-1
). This method of differentiation between internal and ex-
ternal reset conditions assumes that the reset pin will rise to a logic one in less than
two E clock cycles once it is released and that an externally generated reset should
stay active for at least eight E clock cycles.
Since there is EEPROM on chip, it is very important to control reset during power tran-
sitions. If the reset line is not held low while V
DD
is below its minimum operating level,
the EEPROM contents could be corrupted. Corruption occurs due to improper instruc-
tion execution when there is not sufficient voltage to execute instructions correctly.
Both EEPROM memories and the EEPROM based CONFIG register are subject to
this potential problem.
A low voltage inhibit (LVI) circuit which holds reset low whenever V
DD
is below its min-
imum operating level is required to protect against EEPROM corruption.
Figure 9-2
shows an example of reset circuits with LVI capabilities. The best circuit for a particular
application may be different from the suggested circuit.
9.1.2 Power-On Reset
The power-on reset occurs when a positive transition is detected on V
DD
. The power-
on reset is used strictly for power turn-on conditions and should not be used to detect
any drops in power
相關(guān)PDF資料
PDF描述
MC68HCP11A1CP2 HCMOS Single-Chip Microcontroller
MC68HCP11A1CP3 HCMOS Single-Chip Microcontroller
MC68HCP11A1MFN2 HCMOS Single-Chip Microcontroller
MC68HCP11A1MP2 HCMOS Single-Chip Microcontroller
MC68HCP11A1VFN2 HCMOS Single-Chip Microcontroller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HCP11A1FN 制造商:MOTORALA 功能描述:
MC68HCP11E0CP2 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC68HCP11E0FN 功能描述:MICROCONTROLLER MCU 8ADC 3MHC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:HC11 標(biāo)準(zhǔn)包裝:250 系列:56F8xxx 核心處理器:56800E 芯體尺寸:16-位 速度:60MHz 連通性:CAN,SCI,SPI 外圍設(shè)備:POR,PWM,溫度傳感器,WDT 輸入/輸出數(shù):21 程序存儲器容量:40KB(20K x 16) 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:6K x 16 電壓 - 電源 (Vcc/Vdd):2.25 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 6x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:48-LQFP 包裝:托盤 配用:MC56F8323EVME-ND - BOARD EVALUATION MC56F8323
MC68HCP11E0FNE 功能描述:8位微控制器 -MCU 8B MCU 512RAM COP A/D RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
MC68HCP11E1CFNE2 功能描述:8位微控制器 -MCU 8B MCU 512 BYTES RAM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT