
INPUT/OUTPUT PORTS
4-10
Bit 6 of Port H is used as the event output (EVO) or as general purpose I/O. When the EVOEN bit
in the EVCTL register is set, bit 6 of Port H becomes EVO regardless of the state of DDRH bit 6. This
does not change the state of DDRH bit 6. When the EVOEN bit in the EVCTL register is cleared,
the data direction of the pin is under the control of DDRH bit 6.
In the expanded non-multiplexed and test modes, bit 7 of Port H is used as the memory ready signal
(MRDY) or as general purpose I/O. When the MRDY bit in the OPT2 register is set, bit 7 of Port H
becomes the memory ready input regardless of the state of DDRH bit 7. When the MRDY bit in the
OPT2 register is cleared, the data direction of the pin is under the control of DDRH bit 7. In the single
chip and bootstrap modes, bit 7 of Port H is a general purpose I/O pin and the data direction of the
pin is determined by the state of DDRH bit 7.
Reading Port H reads the levels sensed at the pins regardless of the DDRH, PWENx, and EVOEN
bits. All DDRH bits are cleared at reset.
4.11.1
Data Register (PORTH)
PH7
PH6
PH5
PH4
PH3
PH2
PH1
PH0
PORTH
$1033
7
6
5
4
3
2
1
0
RESET:
Alternate Pin Function:
MRDY
EVO
EVI1
EVI2
PW4
PW3
PW2
PW1
READ:
Any time (inputs return pin levels, outputs return pin driver input levels).
WRITE:
Data stored in an internal latch (drives pins only if configured for output).
RESET:
General purpose high impedance inputs ($00).
4.11.2
Data Direction Register (DDRH)
DDH7
DDH6
DDH5
DDH4
DDH3
DDH2
DDH1
DDH0
DDRH
$1034
7
6
5
4
3
2
1
0
RESET:
READ:
Any time
WRITE:
Any time
RESET:
$00 (all general purpose I/O configured for input only)
0 – Bits set to zero configure the corresponding I/O pins as inputs.
1 – Bits set to one configure the corresponding I/O pins as outputs.
Note:
The pulse width modulation timer forces the I/O state to be an output for each Port H line
associated with an enabled PWM. In such cases, the data direction bits will not be
changed but have no effect on these lines. DDRH will revert to controlling the I/O state
of a pin when the associated function is disabled. The event counter does not force the
state of any of the associated pins.
Freescale
Semiconductor,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc.
..
Because
of
an
order
from
the
United
States
International
Trade
Commission,
BGA-packaged
product
lines
and
part
numbers
indicated
here
currently
are
not
available
from
Freescale
for
import
or
sale
in
the
United
States
prior
to
September
2010:
MC68HC11G5,
MC68HC11G7,
MC68HC711G5