- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45223 > MC68HC05V7CFNR2 (MOTOROLA INC) 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC68 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68HC05V7CFNR2 |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC68 |
| 封裝： | PLASTIC, LCC-68 |
| 文件頁(yè)數(shù)： | 28/170頁(yè) |
| 文件大?。?/td> | 589K |
| 代理商： | MC68HC05V7CFNR2 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)當(dāng)前第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)
SECTION 15: MESSAGE DATA LINK CONTROLLER
MOTOROLA
Page 109
MC68HC05V7 Specification Rev. 1.0
15.4.3
STATE MACHINE
All of the functions associated with performing the protocol are executed or controlled by
the State Machine. The State Machine is responsible for framing, collision detection,
arbitration, CRC generation/checking, and error detection. The following sections describe
the MDLC’s actions in a variety of situations.
15.4.3.1
In-Frame Response
The MDLC does not support the In-Frame Response (IFR) feature of J1850. If the MDLC
receives an IFR, it will ignore the response (not placing it in an Rx Buffer) and wait for the
End of Frame (EOF) symbol.
15.4.3.2
4x Speed Mode
The MDLC can exist on the same J1850 bus as modules which use a special 4x mode of
J1850 VPW operation. The MDLC treats 4x mode messages as noise and ignores them.
The MDLC will wait for a valid SOF or BREAK at 10.4 kbps to resume normal operation.
15.4.3.3
Block Mode
While the MDLC can only transmit a maximum of 12 bytes (including CRC byte) in a given
message, it has the ability to receive a message of unlimited length. Like 4x mode, the
programmer will have to determine from a received message that Block mode is to be
enabled. The programmer then sets the “Receive Block Message” (RXBM) bit in the MDLC
Control Register (MCR) to indicate to the MDLC that the following message will be longer
than 12 bytes and not to treat it as a message over length error.
15.4.3.4
Arbitration
Arbitration is performed by the MDLC simply by comparing the data being received from
the J1850 bus with the data being transmitted. This is done by latching the data being
transmitted into a comparator, where it is compared with the data being received from the
J1850 bus. If a valid data bit is received which has a higher priority over what was
transmitted (0 over 1), arbitration is then lost, and the transmitter stops transmitting until a
valid EOF symbol is received from the J1850 bus. See 15.5.5 MESSAGE ARBITRATION
for more information.
If an invalid bit or a symbol in a non-byte boundary is detected, the transmitter will also stop
transmitting.
In VPW, an active signal will always dominate a passive one, and a shorter passive symbol
will dominate a longer passive symbol. This ensures that a logic zero will dominate a logic
one, and the message with the highest priority (lowest value) will win arbitration. See 15.5.5
MESSAGE ARBITRATION for more details.
15.4.3.5
J1850 Bus Errors
The MDLC detects several types of transmit and receive errors which can occur during the
transmission of a message onto the J1850 bus.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC05V7FNR2 | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC68 |
| MC68HC05V7FN | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC68 |
| MC68HC05V7CB | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP56 |
| MC68HC05V7CFU | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP64 |
| MC68HC05X16FU | 8-BIT, MROM, MICROCONTROLLER, PQFP64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05X16 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor HCMOS) microcontroller unit |
| MC68HC05X32 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor HCMOS) microcontroller unit |
| MC68HC05X4 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
| MC68HC05X4CDW | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
| MC68HC05X4DW | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。