參數(shù)資料
型號(hào)： MC68HC05P1AP
廠商： FREESCALE SEMICONDUCTOR INC
元件分類： 微控制器/微處理器
英文描述： 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP28
封裝： PLASTIC, DIP-28
文件頁數(shù)： 72/124頁
文件大?。?/td> 3724K
代理商： MC68HC05P1AP
Operating Modes
STOP Instruction
MC68HC05P1A — Rev. 3.0
General Release Specification
Operating Modes
NON-DISCLOSURE
AGREEMENT
REQUIRED
6.5.0.1 Stop Mode
Execution of the STOP instruction without conversion to halt places the
MCU in its lowest-power consumption mode. In stop mode, the internal
oscillator is turned off, halting
all internal processing, including the COP
watchdog timer. Execution of the STOP instruction automatically clears
the I bit in the condition code register so that the external interrupt is
enabled. All other registers and memory remain unaltered. All
input/output lines remain unchanged.
The MCU can be brought out of stop mode only by an external interrupt
or an externally generated reset. When exiting the stop mode, the
internal oscillator will resume after a 4064 PH2 clock cycle oscillator
stabilization delay.
NOTE:
Execution of the STOP instruction without conversion to halt (via mask
option) will cause the oscillator to stop, and therefore disable the COP
watchdog timer. If the COP watchdog timer is used, the stop mode
should be changed to halt mode by selecting the appropriate mask
option.
6.5.0.2 Halt Mode
Execution of the STOP instruction with the conversion to halt places the
MCU in this low-power mode. Halt mode consumes the same amount of
power as wait mode. (Both halt and wait modes consume more power
than stop mode.)
In halt mode, the PH2 clock is halted, suspending all processor and
internal bus activity. Internal timer clocks remain active, permitting
interrupts to be generated from the 16-bit timer or a reset to be
generated from the COP watchdog timer. Execution of the STOP
instruction automatically clears the I bit in the condition code register,
enabling the external interrupt. All other registers, memory, and
input/output lines remain in their previous states.
If the 16-bit timer interrupt is enabled, the processor will exit halt mode
and resume normal operation. Halt mode also can be exited when an
external interrupt or external reset occurs. When exiting the halt mode,
the PH2 clock will resume after a delay of one to 4064 PH2 clock cycles.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
MC68HCL05P1ADW 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO28
MC68HC05P2CFN 8-BIT, MROM, MICROCONTROLLER, PQCC32
MC68HC05P2FN 8-BIT, MROM, MICROCONTROLLER, PQCC32
MC68HC05P3DWR3 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO28
MC68HC705P3CS 8-BIT, OTPROM, MICROCONTROLLER, CDIP28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC05P1CDW 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit
MC68HC05P1CP 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit
MC68HC05P1DW 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit
MC68HC05P1P 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit
MC68HC05P3 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:microcomputer unit with 16-bit programmable timer
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*