參數(shù)資料
型號(hào): MC68HC05K3CSDR2
廠商: MOTOROLA INC
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDSO20
封裝: SSOP-20
文件頁(yè)數(shù): 124/132頁(yè)
文件大?。?/td> 1188K
代理商: MC68HC05K3CSDR2
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)當(dāng)前第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)
Personality EEPROM (PEEPROM)
Serial Programming Sequence
MC68HC05K3 — Revision 4.0
Technical Data
MOTOROLA
Personality EEPROM (PEEPROM)
91
9.7 Serial Programming Sequence
The programming of the internal personality EEPROM always begins at
bit address 00 of the 128-bit array. The signal timing on the IRQ and PB0
pins is shown in Figure 9-6, Figure 9-7, and Figure 9-8. The personality
EEPROM is serially programmed by using this sequence:
1. Follow the serial programming mode entry routine as specified in
2. Keep the DATA signal at 0 Vdc throughout the select sequence.
3. Clock the SEL/CLK signal line to 0 Vdc and back to VSELCKH (first
select bit).
4. Clock the SEL/CLK signal line to 0 Vdc and back to VSELCKH
(second select bit).
5. Clock the SEL/CLK signal line to 0 Vdc and back to VSELCKH (third
select bit).
6. The device is now ready to receive the data to be programmed into
the 128 bits of the personality EEPROM. During the next 128
clocks of the SEL/CLK signal line, the data to be stored into each
bit (starting with location $00) must be present on the DATA signal
line prior to the falling edge of the SEL/CLK signal line to 0 Vdc.
The time that the SEL/CLK signal line stays at 0 Vdc is determined
by the EEPROM programming time (tEPGM).
7. On the 128th data bit, rather than drive the SEL/CLK signal high
to complete the programming sequence, drive the RESET pin to
0 V after a time, tEPGM. This must be done to prevent the part from
entering an unknown state. If all 128 bits do not need to be
programmed, the RESET pin may be driven to 0 V after the last bit
has been programmed. This will complete the programming
sequence.
8. While RESET is held low, the pins can be conditioned for the next
sequence.
This completes the serial programming sequence. The device can now
be verified by going to the serial data readout sequence or bulk erased
by going to the bulk erase sequence.
相關(guān)PDF資料
PDF描述
MC68HC05K3CDWR2 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDSO16
MC68HC05K3DWR2 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDSO16
MC68HC05L25PB 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP52
MC68HC05L2CB 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP42
MC68HC705L2K 8-BIT, UVPROM, 2.1 MHz, MICROCONTROLLER, CDIP42
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC05K3DW 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit
MC68HC05K3P 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit
MC68HC05L10 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcomputer Unit
MC68HC05L16 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers
MC68HC05L16CFU 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers