- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69026 > MC68HC05E0FN (MOTOROLA INC) 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PQCC68 PDF資料下載
參數(shù)資料
| 型號： | MC68HC05E0FN |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PQCC68 |
| 封裝： | PLASTIC, LCC-68 |
| 文件頁數(shù)： | 44/96頁 |
| 文件大小： | 890K |
| 代理商： | MC68HC05E0FN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當(dāng)前第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁
5
MC68HC05E0
MOTOROLA
5-3
MEMORY AND ADDRESSING
address lines:
A13
– PD5
A14
– PD6
A15
– PD7
control signals:
P02
– PD0
R/W
– PD1
LIR
– PD4
chip select signals:
CS2
– PD2
CS3
– PD3
The MC68HC05E0 directly provides gated chip-select and read/write signals. A complete system
comprising MPU, program EPROM and RAM (optional) can thus be built without any additional
circuitry. An example of this basic system is shown in Figure 5-2. The R/W signal and the
chip-select signal for additional RAM (and additional I/O) is optionally available using Port D pins.
CSROM is intended to select the program ROM/EPROM and is valid in the address range $3000
to $FFFF. CS2 and CS3 select address ranges $0020 to $1FFF and $2000 to $2FFF respectively.
Larger, more versatile systems with more external memory and/or peripherals can be designed
with the inclusion of additional chip select logic. An example of an expanded system using an
MC74HC138 is shown in Figure 5-3. The gating of the chip selects with P02 (using the CS1 pin
on the MC74HC138) means that the output enable pins of the EPROM(s) and RAM(s) can be
grounded. If the memory’s chip select is not qualied by the clock, then its output enable pin should
be driven by P02 in order to avoid bus contention during the low period of P02. This type of
expanded system would be useful, for example, in a development environment where several
EPROM and/or RAM chips are required. Care should be taken to ensure that the loading
specication of the buses is not exceeded.
Table 5-1 Vector Addresses for Interrupts and Reset
Register
Flag name
Interrupt source
CPU interrupt
Vector address
N/A
Reset
RESETS
$FFFE – $FFFF
CCR
I-bit
Software
SWI
$FFFC – $FFFD
Interrupt control
INTFX
External (INTX)
RTI control
RTIF
Real time interrupt
IRQB
$FFFA – $FFFB
Interrupt control
WAKF
Wakje-up
Interrupt control
INTFA
Timer A
INT2
$FFF8 – $FFF9
Interrupt control
INTFB
Timer B
INT1
$FFF6 – $FFF7
SI S
IRQ/ACK
SPI/I2C
INT0
$FFF4 – $FFF5
49
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC05E5P | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP28 |
| MC68HC05E5DW | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO28 |
| MC68HC05J1ACP | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP20 |
| MC68HSC05J1ADW | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO20 |
| MC68HC05J1AP | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05E16 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:16256 bytes of user ROM, 320bytes of EPROM and 352 bytes of RAM |
| MC68HC05E16/D | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:16256 bytes of user ROM, 320bytes of EPROM and 352 bytes of RAM |
| MC68HC05E16B | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:16256 bytes of user ROM, 320bytes of EPROM and 352 bytes of RAM |
| MC68HC05E16CB | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:16256 bytes of user ROM, 320bytes of EPROM and 352 bytes of RAM |
| MC68HC05E16CFB | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:16256 bytes of user ROM, 320bytes of EPROM and 352 bytes of RAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。