參數(shù)資料
型號(hào)： MC68HC05E0FN
廠商： MOTOROLA INC
元件分類(lèi)： 微控制器/微處理器
英文描述： 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PQCC68
封裝： PLASTIC, LCC-68
文件頁(yè)數(shù)： 35/96頁(yè)
文件大小： 890K
代理商： MC68HC05E0FN
4
MOTOROLA
4-4
MC68HC05E0
RESETS, INTERRUPTS AND LOW POWER MODES
Table 4-1 shows the relative priority of all the possible interrupt sources. Internally, the External
Interrupt, Real Time Interrupt, and Wake-up signals are “ORed” to generate the CPU interrupt
signal IRQB. The source responsible for generating the IRQB interrupt can be determined by
examining the interrupt ag bits associated with these sources.
Note:
The external interrupt INTX can be disabled by setting the External Interrupt Mask bit
(INTMX) in the Interrupt Control Register ($000E).
For example, if both an external interrupt and a Timer A interrupt are pending at the end of an
instruction execution, the external interrupt is serviced rst.
The software interrupt SWI is executed in the same way as any other instruction, regardless of the
state of the I-bit.
4.2.1
Hardware Controlled Interrupt Sequence
The following three functions (RESET, STOP, and WAIT) are not in the strictest sense interrupts.
However, they are acted upon in a similar manner. Flowcharts for hardware interrupts are shown
in Figure 4-3, and for STOP and WAIT in Figure 4-4.
RESET:
A reset condition causes the program to vector to its starting address which is specied
by the contents of memory locations $FFFE (MSB) and $FFFF (LSB). The I bit in the
condition code register is also set.
STOP:
The STOP instruction causes the oscillator to be turned off and the processor to “sleep”
until an external interrupt (INTX) (if enabled), a wake-up interrupt (if enabled) or reset
occurs.
WAIT:
The WAIT instruction causes all processor clocks to stop, but leaves the timer clock
running. This “rest” state of the processor can be cleared by reset, an external interrupt
(INTX) (if enabled), a wake-up interrupt or a Timer/SI interrupt. There are no special
wait vectors for these individual interrupts.
Table 4-1 Interrupt Priorities
Source
Vector address
Priority
Real time interrupt
$FFFA, $FFFB
highest
External interrupt (INTX)
Wake-up (Port C)
Timer A
$FFF8, $FFF9
Timer B
$FFF6, $FFF7
Serial interface
$FFF4, $FFF5
lowest
40
相關(guān)PDF資料
PDF描述
MC68HC05E5P 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP28
MC68HC05E5DW 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO28
MC68HC05J1ACP 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP20
MC68HSC05J1ADW 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO20
MC68HC05J1AP 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC05E16 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:16256 bytes of user ROM, 320bytes of EPROM and 352 bytes of RAM
MC68HC05E16/D 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:16256 bytes of user ROM, 320bytes of EPROM and 352 bytes of RAM
MC68HC05E16B 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:16256 bytes of user ROM, 320bytes of EPROM and 352 bytes of RAM
MC68HC05E16CB 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:16256 bytes of user ROM, 320bytes of EPROM and 352 bytes of RAM
MC68HC05E16CFB 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:16256 bytes of user ROM, 320bytes of EPROM and 352 bytes of RAM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*