- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69026 > MC68HC05E0FN (MOTOROLA INC) 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PQCC68 PDF資料下載
參數(shù)資料
| 型號： | MC68HC05E0FN |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PQCC68 |
| 封裝： | PLASTIC, LCC-68 |
| 文件頁數(shù)： | 39/96頁 |
| 文件大小： | 890K |
| 代理商： | MC68HC05E0FN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁
4
MOTOROLA
4-8
MC68HC05E0
RESETS, INTERRUPTS AND LOW POWER MODES
4.2.3.4
Timer A Interrupt
The interrupt request is latched when Timer A times out. It is then synchronized internally and
serviced by the routine that has its address contained in memory locations $FFF8 and $FFF9. The
Timer A Interrupt Mask bit (INTMA) in the Interrupt Control Register ($000E) allows this interrupt
to be masked from the processor.
4.2.3.5
Timer B Interrupt
The interrupt request is latched when Timer B times out. It is then synchronized internally and
serviced by the routine that has its start address contained in memory locations $FFF6 and
$FFF7. The Timer B Interrupt Mask bit (INTMB) in the Interrupt Control Register ($000E) allows
this interrupt to be masked from the processor.
4.2.3.6
SI Interrupt
The interrupt request is latched immediately after each data transfer. It is then synchronized
internally and serviced by the routine that has its start address contained in memory locations
$FFF4 and $FFF5. The SI Enable bit (SIE) in the Port E/SI Mode Register ($0010) allows this
interrupt to be enabled or disabled (see Section 8).
4.2.4
Interrupt Control
The Interrupt Control Register ($000E) allows masking and provides acknowledgement of the
interrupt signals:
INTMX, INTMA, INTMB
These three interrupt mask bits permit INTX (external interrupt), Timer A and Timer B interrupt
signals to be masked from the processor:
1 (set)
–
Interrupts not masked
0 (clear) –
Interrupts masked
After a hardware reset, only external interrupts are permitted.
Address
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
State
on reset
Interrupt control register
$000E
WAKF INTXP INTFB INTFA INTFX INTMB INTMA INTMX 0000 0001
44
相關PDF資料 |
PDF描述 |
|---|---|
| MC68HC05E5P | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP28 |
| MC68HC05E5DW | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO28 |
| MC68HC05J1ACP | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP20 |
| MC68HSC05J1ADW | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO20 |
| MC68HC05J1AP | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP20 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05E16 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:16256 bytes of user ROM, 320bytes of EPROM and 352 bytes of RAM |
| MC68HC05E16/D | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:16256 bytes of user ROM, 320bytes of EPROM and 352 bytes of RAM |
| MC68HC05E16B | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:16256 bytes of user ROM, 320bytes of EPROM and 352 bytes of RAM |
| MC68HC05E16CB | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:16256 bytes of user ROM, 320bytes of EPROM and 352 bytes of RAM |
| MC68HC05E16CFB | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:16256 bytes of user ROM, 320bytes of EPROM and 352 bytes of RAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。