參數(shù)資料
型號： MC68B912B32
廠商： Motorola, Inc.
英文描述： 2.5V 100ppm/Degrees C, 50uA in SOT23-3 Series (Bandgap) Voltage Reference 3-SOT-23 -40 to 125
中文描述： 16位微控制器
文件頁數(shù)： 102/128頁
文件大?。?/td> 748K
代理商： MC68B912B32
MOTOROLA
102
MC68HC912B32
MC68HC912B32TS/D
Figure 25 Types of In-Frame Response
TSIFR — Transmit Single Byte IFR with No CRC (Type 1 and Type 2)
Used to request the BDLC to transmit the byte in the BDLC data register (BDR) as a single byte IFR
with no CRC.
0 = TSIFR will be cleared automatically once the BDLC has successfully transmitted the byte in the
BDR onto the bus, or TEOD is set by the CPU, or an error is detected on the bus.
1 = If set prior to a valid EOD being received with no CRC error, once the EOD symbol has been
received the BDLC will attempt to transmit the appropriate normalization bit followed by the byte
in the BDR.
TMIFR0 — Transmit Multiple Byte IFR without CRC (Type 3)
Used to request the BDLC to transmit the byte in the BDLC data register (BDR) as the first byte of a
multiple byte IFR without CRC.
0 = TMIFR0 will be cleared automatically once the BDLC has successfully transmitted the EOD
symbol, by the detection of an error on the multiplex bus, or by a transmitter underrun caused
when the programmer does not write another byte to the BDR following the TDRE interrupt.
1 = If this bit is set prior to a valid EOD being received with no CRC error, once the EOD symbol
has been received the BDLC will attempt to transmit the appropriate normalization bit followed
by IFR bytes. The programmer should set TEOD after the last IFR byte has been written into
BDR register. After TEOD has been set, the last IFR byte to be transmitted will be the last byte
which was written into the BDR register.
TMIFR1 — Transmit Multiple Byte IFR with CRC (Type 3)
This bit requests the BDLC to transmit the byte in the BDLC data register (BDR) as the first byte of a
multiple byte IFR with CRC or as a single byte IFR with CRC.
0 = TMIFR1 will be cleared automatically once the BDLC has successfully transmitted the CRC byte
and EOD symbol, by the detection of an error on the multiplex bus, or by a transmitter underrun
caused when another byte is not written to the BDR following the TDRE interrupt.
1 = If set prior to a valid EOD being received with no CRC error, once the EOD symbol has been
received the BDLC will attempt to transmit the appropriate normalization bit followed by IFR
bytes. After TEOD has been set by software and the last IFR byte has been transmitted, the
CRC byte is transmitted.
NB
DATA FIELD
HEADER
CRC
DATA FIELD
DATA FIELD
DATA FIELD
HEADER
HEADER
HEADER
S
CRC
CRC
CRC
IFR DATA FIELD
E
CRC
S
S
S
E
E
E
E
E
E
NB
ID1
IDn
E
E
NB
ID
TYPE 0 — NO IFR
TYPE 1 — SINGLE BYTE FROM A SINGLE RESPONDER
TYPE 2 — SINGLE BYTE FROM MULTIPLE RESPONDERS
TYPE 3 — MULTIPLE BYTES FROM A SINGLE RESPONDER
E
E
相關(guān)PDF資料
PDF描述
MC68C912B32FU8 16-Bit Microcontroller
MC68B912B32FU8 16-Bit Microcontroller
MC68C912B32CFU8 16-Bit Microcontroller
MC68CK338 Highly Integrated, Low-Power, 32-Bit Microcontroller
MC68EC060 32-Bit Microprocessors.(32位微處理器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68B912B32FU8 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:16-Bit Microcontroller
MC68BOOL 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-BIT MICROPROCESSING UNIT (MPU)
MC68BOOP 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-BIT MICROPROCESSING UNIT (MPU)
MC68BOOS 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-BIT MICROPROCESSING UNIT (MPU)
MC68C812A4 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Technical Supplement MC68C812A4 3.3V Electrical Characteristics
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*