參數(shù)資料
型號(hào): MC68322FT16
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 16-BIT, 16.667 MHz, RISC PROCESSOR, PQFP160
封裝: PLASTIC, QFP-160
文件頁數(shù): 14/283頁
文件大?。?/td> 1602K
代理商: MC68322FT16
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁第270頁第271頁第272頁第273頁第274頁第275頁第276頁第277頁第278頁第279頁第280頁第281頁第282頁第283頁
Parallel Port Interface
MOTOROLA
MC68322 USER’S MANUAL
9-11
9.3 SOFTWARE-CONTROLLED HANDSHAKING
By clearing the PPCR’s MODE field, the software controls all parallel port operations,
including negotiation and termination phases, as well as reverse data transfers. The
software can also respond to parallel port inputs by way of polling or interrupts. This gives
the software the flexibility to adapt to new and revised protocols. The software controls
BUSY and ACK with the BSY2 and ACK2 bits in the PPIR. Normally, the PPI state machine
should be idle when using BSY2 and ACK2. The software can issue a reset (by setting the
RST bit in the PPCR) to force the PPI state machine to idle.
When polling, status bits in the PIER report the logic level at each parallel port input pin and
control bits allow separate and direct control of each of the output pins. The host inputs are
always synchronized to the internally generated CLK1 signal to prevent metastable events
from reaching the microprocessor. This results in a maximum of one CLK1 period of delay
before an external event appears in the PIER. The SELECTIN, INIT, AUTOFD, and
STROBE signals can also be digitally filtered to improve noise immunity. Digital filtering
adds another CLK1 period of delay before level changes on these signals are indicated in
the PIER.
9.4 DIGITAL FILTERING
The MC68322 contains digital filter circuitry on host control signal inputs (SELECTIN,
STROBE, AUTOFD, and INIT) to improve noise immunity and make the PPI more
impervious to inductive switching noise. Digital filtering can be enabled, regardless of
whether hardware handshaking is enabled or disabled. When digital filtering is disabled, the
host control signals are synchronized to the internally generated CLK1 signal to prevent
metastable events from reaching the internal logic of the MC68322. However, the
synchronization logic does not prevent glitches on the host control signals from reaching the
PPI’s internal logic and causing spurious events.
When digital filtering is enabled, the host control signals are first synchronized and then
passed through individual digital filters. The digital filter samples the host input on the rising
edge of CLK1 and passes a logic level change through, but only if the host signal is sampled
at the same logic level for a second consecutive clock. Digital filtering protects internal logic
from glitches as wide as one CLK1 period. Such internal logic includes the hardware
handshake control logic, the PPCR, and the parallel port interrupt controller.
Synchronization plus digital filtering adds two CLK1 periods of delay before a level change
on one of the host signals appears in the PPCR, and three CLK1 periods of delay before an
output responds to an input (before BUSY responds to STROBE). Likewise, synchronization
and digital filtering of STROBE affect the point at which PD7–PD0 and AUTOFD are latched
into the PPIR. Without digital filtering, PD7–PD0 and AUTOFD are sampled on the second
rising edge of CLK1 after STROBE is first sampled low. With digital filtering, PD7–PD0 and
AUTOFD are sampled on the third rising edge of CLK1 after STROBE is first sampled low.
Digital filtering can be disabled to avoid the one clock penalty that it adds to recognizing
input signals. This is an option in specialized applications that have a high bandwidth
requirement and the ability to guarantee signal integrity between the host and the printer.
Otherwise, it is highly recommended that digital filtering be enabled.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
MC68331CFC20B1 32-BIT, 20 MHz, MICROCONTROLLER, PQFP132
MC68331CPV20B1 32-BIT, 20 MHz, MICROCONTROLLER, PQFP144
MC68331CFC25B1 32-BIT, 25 MHz, MICROCONTROLLER, PQFP132
MC68331CPV16B1 32-BIT, 16 MHz, MICROCONTROLLER, PQFP144
MC68331CPV20 32-BIT, 20.97 MHz, MICROCONTROLLER, PQFP144
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68322FT20 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC68322UM 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Integrated Printer Processor
MC68328 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Integrated Portable System Processor-DragonBall
MC68328P 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Integrated Portable System Processor-DragonBall
MC68328UM 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Integrated Portable System Processor-DragonBall