- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9653 > MC145572APB (Freescale Semiconductor)IC ISDN INTERFACE TXCVER 44-LQFP PDF資料下載
參數(shù)資料
| 型號： | MC145572APB |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 19/52頁 |
| 文件大小： | 0K |
| 描述： | IC ISDN INTERFACE TXCVER 44-LQFP |
| 標準包裝： | 160 |
| 類型： | 收發(fā)器 |
| 規(guī)程： | RS232 |
| 電源電壓： | 5V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-LQFP |
| 供應商設備封裝： | 44-LQFP（10x10） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
27
MC145572EVK
Note that the M and the A bits used in the IDL interface of the MC145574 S/T-Interface Transceiver are
not used by the MC145572, and, therefore, are not driven by the MC145572.
NTFSR: (NT U-Interface Transceiver Pin FSR).
This pin is an input when the MC145572 is congured for slave mode and an output when congured for
master mode, as established by switch S4-1, MAS/SLV. In the master mode this output is phase locked
to the signal received at the NT1 U-Interface. This signal is associated with data output from the Dout pin
of the MC145572. This signal is also connected to the FSC/FSR pin of the MC145574 S/T-Transceiver.
NTFSX: (NT U-Interface Transceiver Pin FSX).
This pin is an input when the MC145572 is congured for slave mode and an output when congured for
master mode, as established by switch S2-1, MAS/SLV. In the master mode this output is phase locked
to the signal received at the NT1 U-Interface. This signal is associated with data input to the Din pin of the
MC145572.
STIRQ: Interrupt Request T (S/T-Interface Transceiver IRQ).
The STIRQ pin is an active low open drain output used to signal the MCU devices that an interrupt condition
exists in the MC145574 S/T-Interface Transceiver. On clearing the interrupt condition, the STIRQ pin is
returned to the high impedance state.
NTSFAX: Transmit Superframe Alignment.
This pin carries a signal that indicates the rst 2B+D frame in a U superframe to be transmitted onto the
U-Interface.This signal is not active when the NT side MC145572 is congured for full GCI mode operation.
NTSFAR: Receive Superframe Alignment.
This pin carries a signal that indicates the rst 2B+D frame in a U superframe to be received from the
U-Interface.This signal is not active when the NT side MC145572 is congured for full GCI mode operation.
NTFREF: Synchronized Clock Out, MCU Mode.
When the NT side MC145572 is congured for MCU mode operation, S4-4 in IDL2 position, this pin
provides the recovered timing clock. The frequency of the clock at this pin is selected by programming the
NT side MC145572 registers BR7(b4) and OR7(b4).
NTFREFO: Synchronized Clock Out, GCI Mode.
When the NT side MC145572 is congured for full GCI mode operation, S4-4 in GCI position, this pin
provides the recovered timing clock. The frequency of the clock is selected between 2.048 MHz and
512 kHz by the setting of S3-4, GCI2048/GCI512.
NTCLK or NTGTCLK: Gated IDL Clock Output.
This pin provides a gated clock output. The clock input of an external bit error rate tester should be
connected to this signal.
GND: Ground.
Negative Power Supply.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關PDF資料 |
PDF描述 |
|---|---|
| VE-J4N-MX-F4 | CONVERTER MOD DC/DC 18.5V 75W |
| M83723/75W10068 | CONN PLUG 6POS STRAIGHT W/SCKT |
| VE-J4K-MX-F3 | CONVERTER MOD DC/DC 40V 75W |
| SN74CB3T3384DBQR | IC FET BUS SWT 3.3V 10BIT 24QSOP |
| M83723/75W10067 | CONN PLUG 6POS STRAIGHT W/SCKT |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MC145572APBR2 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MC145572FN | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MC145572FNR2 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MC145572PB | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MC145572PBR2 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。