![](http://datasheet.mmic.net.cn/330000/MB90F562_datasheet_16437954/MB90F562_387.png)
MB90560 series
CHAPTER 13 UART
363
Table 13.4-1 Functions of each bit of serial control register (SCR0/1)
Bit name
Function
bit15
PEN: Parity enable bit
This bit selects whether to add a parity bit during transmission in
serial data input-output mode or to detect it during reception.
<Caution>
No parity can be used in operation modes 1 and 2, so that fix this bit
to “0”.
bit14
P: Parity selection bit
When parity is provided (PEN=1), this bit selects an even or odd
parity.
bit13
SBL: Stop bit length
selection bit
This bit selects the length of the stop bits or the frame end mark
of send data in asynchronous transfer mode.
<Caution>
During reception, only the first bit of the stop bits is detected.
bit12
CL: Data length
selection bit
This bit specifies the length of send and receive data.
<Caution>
Seven bits can be selected in operation mode 0 (asynchronous)
only. Be sure to select eight bits (CL=1) in operation mode 1 (multi-
processor mode) and operation mode 2 (synchronous).
bit11
A/D: Address/data
selection bit
Specify the data format of a frame to be sent or received in multi-
processor mode (mode 1).
Select normal data when this bit is “0”, and select address data
when the bit is “1”.
bit10
REC: Reception error
flag clear bit
This bit clears the FRE, ORE, and PE flags of the status register
(SSR).
Write “0” to this bit to clear the FRE, ORE, and PE flag. Writing “1”
to this bit has no effect on the others.
<Caution>
If UART is active and a reception interrupt is enabled, clear the
REC bit only when the FRE, DRE, or PE flag indicates “1”.
bit9
RXE: Reception
enable bit
This bit controls UART reception.
When this bit is “0”, reception is disabled. When it is “1”, reception is
enabled.
<Caution>
If reception operation is disabled during reception, finish frame
reception and store the received data in the receive data buffers
(SIDRI). Then stop the reception operation.
bit8
TXE: Transmission
enable bit
<Caution>
When transmission operation is disabled during transmission, wait
until there is no data in the send data buffers (SODR1) before stop-
ping the transmission operation.
This bit controls UART transmission.
When this bit is “0”, transmission is disabled.
When the bit is “1”, transmission is enabled.