![](http://datasheet.mmic.net.cn/330000/MB90F562_datasheet_16437954/MB90F562_16.png)
xiv
MB90560 series
Figure 13.6-1
baud rate selection circuit ................................................................................................... 377
Figure 13.6-2
Baud rate selection circuit for the internal timer (16-bit reload timer 0) .............................. 382
Figure 13.6-3
Baud rate selection circuit for the external clock ................................................................ 384
Figure 13.7-1
Transfer data format (operation modes 0 and 1) ................................................................ 388
Figure 13.7-2
Transmission data when parity is enabled ......................................................................... 389
Figure 13.7-3
Transfer data format (operation mode 2) ............................................................................ 390
Figure 13.7-4
Settings for UART1 operation mode 0 ................................................................................ 392
Figure 13.7-5
Connection example of UART1 bidirectional communication ............................................. 392
Figure 13.7-6
Example of bidirectional communication flowchart ............................................................. 393
Figure 13.7-7
Settings for UART operation mode 1 .................................................................................. 394
Figure 13.7-8
Connection example of UART master-slave communication ............................................. 394
Figure 13.7-9
Master-slave communication flowchart .............................................................................. 395
Figure 14.2-1
Block diagram of the DTP/external interrupt circuit ............................................................ 404
Figure 14.3-1
Block diagram of the DTP/external interrupt circuit pins (For P10/INT0 ~ P16/INT6 only) . 407
Figure 14.3.2
Block diagram of the DTP/external interrupt circuit pins (For P63/ INT7 only) ................... 407
Figure 14.4-2
DTP/external interrupt circuit registers ............................................................................... 408
Figure 14.4-2
DTP/interrupt cause register (EIRR) ................................................................................... 409
Figure 14.4-3
DTP/interrupt enable register (ENIR) ................................................................................. 410
Figure 14.4-4
Request level setting register (ELVR) ................................................................................ 412
Figure 14.5-1
DTP/external interrupt circuit .............................................................................................. 414
Figure 14.5-2
Operation of the DTP/external interrupt circuit ................................................................... 416
Figure 14.5-3
Example of interfacing to the external peripheral ............................................................... 418
Figure 14.6-1
Clearing the cause retention circuit when a level is specified ............................................ 420
Figure 14.6-2
DTP/external interrupt cause and interrupt request when the output
of interrupt requests is enabled .......................................................................................... 420
Figure 15.1-1
Block diagram of the delayed interrupt generator module .................................................. 428
Figure 15.2-1
Operation of the delayed interrupt generator module ......................................................... 429
Figure 16.2-1
Block diagram of the 8/10-bit A/D converter ....................................................................... 434
Figure 16.3-1
Block diagram of the P50/AN0 to P57/AN7 pins ................................................................ 437
Figure 16.4-1
8/10-bit A/D converter registers .......................................................................................... 438
Figure 16.4-2
A/D control status register 1 (ADCS1) ................................................................................ 439
Figure 16.4-3
A/D control status register 0 (ADCS0) ................................................................................ 442
Figure 16.4-4
A/D data register (ADCR0, 1) ............................................................................................. 444
Figure 16.6-1
Settings for single conversion mode ................................................................................... 447
Figure 16.6-2
Settings for continuous conversion mode ........................................................................... 448
Figure 16.6-3
Settings for stop conversion mode ..................................................................................... 449
Figure 16.6-4
Sample operation flowchart when EI2OS is used ............................................................... 450
Figure 16.6-5
Operation flowchart of the data protection function when EI2OS is used ........................... 453