- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377895 > MB86960APF-G (Fujitsu Limited) NETWORK INTERFACE CONTROLLER with ENCODER/DECODER (NICE) PDF資料下載
參數(shù)資料
| 型號(hào)： | MB86960APF-G |
| 廠商： | Fujitsu Limited |
| 英文描述： | NETWORK INTERFACE CONTROLLER with ENCODER/DECODER (NICE) |
| 中文描述： | 網(wǎng)絡(luò)接口控制器的編碼/解碼器（尼斯） |
| 文件頁數(shù)： | 29/65頁 |
| 文件大?。?/td> | 488K |
| 代理商： | MB86960APF-G |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁
MB86960
Configuration Registers 0 and 1
Basic system configuration bits are found in these two
registers. Among the configuration controls found here
are physical packet buffer memory size, partitioning
between transmit and receive buffers, widths of memory
and system buses, byte lane control, chip configuration
and power down control. Most of these configuration
parameters will be programmed only during initialization
after power start and hardware reset. See Tables 12 and
13.
Table 12. DLCR6 — Configuration Register 0
BIT
SYMBOL
TYPE
DESCRIPTION
7
DLC EN
R
W
1
ENABLE DATA LINK CONTROLLER:
When low, enables the receiver and transmitter
sections of the NICE chip. This bit must be set high during initialization and later set low to
enable oopback testing and operation of the network. Program NODE ID only when this bit s
high.
6
1
N
0
RESERVED:
Write 1.
5
SB/SW
R
W
1
SYSTEM BYTE/WORD BUS WIDTH:
When high, system bus will operate in 8-bit data
mode; when low, 16-bit data mode is selected. See also BB/BW below.
4
BB/BW
R
W
1
BUFFER BYTE/WORK WIDTH:
When high, buffer memory will operate in 8-bit data
mode; when low, 16-bit data mode is selected. See table for allowable combinations with
SB/SW:
SB/SW
BB/BW
SYSTEM
BUFFER
0
0
word
word
0
1
word
byte
1
0
Do not use
1
1
byte
byte
3, 2
TBS 1, 0
R
W
01
TRANSMIT BUFFER SIZE:
Selects size of Transmit Buffer(s). See table:
00
1
2KB
2KB
01
2
2KB
4KB
10
2
4KB
8KB
11
2
8KB
16KB
TBS
1,0
No. TX
BUFS
Size each
TX BUF
Total Size
TX BUF
1, 0
BS1, 0
R
W
10
BUFFER SIZE:
Selects physical size of total SRAM buffer memory for both transmit and
receive functions. See table:
BS1
BS0
SRAM Size
0
0
8KB
0
1
16KB
1
0
32KB
1
1
64KB
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB86961A | UNIVERSAL INTERFACE FOR 10BASET |
| MB86961APD-G | UNIVERSAL INTERFACE FOR 10BASET |
| MB86961APF-G | UNIVERSAL INTERFACE FOR 10BASET |
| MB86965 | EtherCoupler ETHERNET CONTROLLER WITH 10BASE?T TRANSCEIVER |
| MB86965B | EtherCoupler ETHERNET CONTROLLER WITH 10BASE?T TRANSCEIVER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB86961A | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:UNIVERSAL INTERFACE FOR 10BASET |
| MB86961APD-G | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:UNIVERSAL INTERFACE FOR 10BASET |
| MB86961APF-G | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:UNIVERSAL INTERFACE FOR 10BASET |
| MB86965 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:EtherCoupler ETHERNET CONTROLLER WITH 10BASE?T TRANSCEIVER |
| MB86965B | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:EtherCoupler ETHERNET CONTROLLER WITH 10BASE?T TRANSCEIVER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。