- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98009 > MB86295S-PB-GS (FUJITSU LTD) GRAPHICS PROCESSOR, PBGA256 PDF資料下載
參數(shù)資料
| 型號(hào)： | MB86295S-PB-GS |
| 廠商： | FUJITSU LTD |
| 元件分類： | 圖形處理器 |
| 英文描述： | GRAPHICS PROCESSOR, PBGA256 |
| 封裝： | PLASTIC, BGA-256 |
| 文件頁(yè)數(shù)： | 249/310頁(yè) |
| 文件大小： | 1530K |
| 代理商： | MB86295S-PB-GS |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)第248頁(yè)當(dāng)前第249頁(yè)第250頁(yè)第251頁(yè)第252頁(yè)第253頁(yè)第254頁(yè)第255頁(yè)第256頁(yè)第257頁(yè)第258頁(yè)第259頁(yè)第260頁(yè)第261頁(yè)第262頁(yè)第263頁(yè)第264頁(yè)第265頁(yè)第266頁(yè)第267頁(yè)第268頁(yè)第269頁(yè)第270頁(yè)第271頁(yè)第272頁(yè)第273頁(yè)第274頁(yè)第275頁(yè)第276頁(yè)第277頁(yè)第278頁(yè)第279頁(yè)第280頁(yè)第281頁(yè)第282頁(yè)第283頁(yè)第284頁(yè)第285頁(yè)第286頁(yè)第287頁(yè)第288頁(yè)第289頁(yè)第290頁(yè)第291頁(yè)第292頁(yè)第293頁(yè)第294頁(yè)第295頁(yè)第296頁(yè)第297頁(yè)第298頁(yè)第299頁(yè)第300頁(yè)第301頁(yè)第302頁(yè)第303頁(yè)第304頁(yè)第305頁(yè)第306頁(yè)第307頁(yè)第308頁(yè)第309頁(yè)第310頁(yè)
FUJISTU LIMITED PRELIMINARY AND CONFIDENTIAL
MB86295S <Coral-LP>
35
Specification Manual Rev1.1
memory and also FIFO-like sources/destinations. Note that when writing to the display list FIFO, the
destination address should be configured to not increment between bursts.
3.2.1
Transfer Modes
There are 6 transfer modes configurable through the Burst Setup Register (BSR). These are:
Mode
Function
000b
Slave Mode PCI to Coral LP. In this mode a PCI master writes bursts of data directly into a
temporary buffer from where it is transferred to the destination address by the Burst
Controller. While this can also be accomplished using simple PCI Slave writes there are
benefits in using this mode when transferring large quantities of data. For a normal PCI
write the Coral LP PCI slave interface is blocked until the write to the destination address
has completed. Depending on the destination there may be some delay in doing this. Using
the burst controller the data is transferred out of the PCI interface into the temporary buffer
from where it is transferred to the destination. In this case the PCI slave interface is quickly
cleared and so other operations can take place or the next burst can be written in.
001b
Slave Mode Coral LP to PCI. In this mode the burst controller reads data from a Coral LP
internal address into its temporary buffer and then waits for the data to be read using a PCI
slave read from this buffer’s address. While this can also be accomplished using simple
PCI Slave reads there are benefits in using this mode when transferring large quantities of
data. A normal PCI read will typically be accomplished by a PCI read request followed by a
retry to fetch the data. Using this mode the burst controller can be used to automatically
fetch the next data to be read. Depending on internal latencies this should reduce the
number of retries.
010b
Coral LP to Coral LP. In this mode data is read from a source address internal to Coral LP
into a temporary buffer, from where it is written to a destination, also internal to Coral LP.
An example of where this mode may be used is to transfer display list data from graphics
memory to the display list FIFO.
011b
Reserved.
100b
PCI to Coral LP (PCI Master read). In this mode the source address is in PCI data space
and the destination address internal to Coral LP. For each burst of the transfer “burst size”
dwords of data are read as a PCI Master read into a temporary buffer, from where they are
written to the internal destination address. An example of where this mode will be used is
display list transfer to the FIFO/graphics memory.
101b
Coral LP to PCI (PCI Master write). In this mode the source address is internal to Coral LP
and the destination address is in PCI data space. For each burst of the transfer “burst size”
dwords of data are fetched from an internal address into a temporary buffer, from where
they are written to the destination address using a PCI master write. An example of where
this mode may be used is to transfer graphics memory data to external PCI memory.
110b
PCI to PCI (PCI Master read/write). This mode is effectively a PCI to PCI DMA. Data is
read from a source address in PCI data space into a temporary bu ffer from where it is
written to the destination address, also in PCI data space.
111b
Reserved.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB86603 | SCSI BUS CONTROLLER, PQFP176 |
| MB86604A-PF | SCSI BUS CONTROLLER, PQFP100 |
| MB86605PMT | SCSI BUS CONTROLLER, PQFP144 |
| MB86606PMT | SCSI BUS CONTROLLER, PQFP144 |
| MB86611A | 2 CHANNEL(S), 98.304M bps, SERIAL COMM CONTROLLER, PQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB86296 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:PCI Graphics Controller Specification |
| MB86296EB01 | 制造商:FUJITSU 功能描述:GRAPHIC CONTROLLER KIT |
| MB86296S | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:PCI Graphics Controller Specification |
| MB86296SPB-GSE1 | 功能描述:IC GRAPHIC CTRLR 2/3D 256BGA 制造商:fujitsu electronics america, inc. 系列:- 包裝:托盤 零件狀態(tài):有效 類型:視頻，圖形控制器 應(yīng)用:汽車級(jí)，工業(yè)級(jí) 安裝類型:表面貼裝 封裝/外殼:256-BBGA 供應(yīng)商器件封裝:256-PBGA（27x27） 標(biāo)準(zhǔn)包裝:40 |
| MB86296SPB-GS-JX | 制造商:FUJITSU 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。