參數(shù)資料
型號: MACH1
廠商: Lattice Semiconductor Corporation
英文描述: High-Performance EE CMOS Programmable Logic
中文描述: 高性能電子工程CMOS可編程邏輯
文件頁數(shù): 37/48頁
文件大小: 1136K
代理商: MACH1
42
MACH 1 & 2 Families
68-PIN PLCC CONNECTION DIAGRAM (MACH221-7/10/12/15)
Top View
68-Pin PLCC
PIN DESIGNATIONS
CLK/I = Clock or Input
GND = Ground
I
= Input
I/O
= Input/Output
VCC
= Supply Voltage
Block
G
Block
F
Block E
Block D
Block
C
Block A
Block
B
Block H
1 68 67 66 65 64 63 62 61
765432
98
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
35 36 37 38 39 40 41 42 43
29 30 31 32 33 34
27 28
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
I/O7
I/O8
I/O9
I/O10
I/O11
CLK0/I0
CLK1/I1
I2
VCC
GND
I3
I/O12
I/O13
I/O14
I/O15
I/O16
I/O17
GND
I/O18
I/O19
I/O20
I/O21
I/O22
I/O23
VCC
GND
I/O24
I/O25
I/O26
I/O27
I/O28
I/O29
GND
I/O30
I/O41
I/O40
I/O39
I/O38
I/O37
I/O36
I7
GND
VCC
I6
CLK3/I5
CLK2/I4
I/O35
I/O34
I/O33
I/O32
I/O31
I/O6
GND
I/O5
I/O4
I/O3
I/O2
I/O1
I/O0
GND
VCC
I/O47
I/O46
I/O45
I/O44
I/O43
I/O42
GND
14051K-025
相關(guān)PDF資料
PDF描述
MACH210A-10JC High-Density EE CMOS Programmable Logic
MACH210A-10VC High-Density EE CMOS Programmable Logic
MACH210A-12JC High-Density EE CMOS Programmable Logic
MACH210A-12VC High-Density EE CMOS Programmable Logic
MACH210A-7 High-Density EE CMOS Programmable Logic
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MACH10015JC 制造商:AMD 功能描述:NEW
MACH102-24TP-F 制造商:HIRSCHMANN INDUSTRIAL 功能描述:ETHERNET SWITCH, 19 IN. RACK MOUNT, 24 PORTS 10/100BASETX, 2 GIG COMBO PORTS
MACH102-24TP-FR 制造商:HIRSCHMANN INDUSTRIAL 功能描述:ETHERNET SWITCH, 19 IN. RACK MOUNT SWITCH, 24 PORTS 10/100BASETX, 2 COMBO PORTS
MACH102-8TP 制造商:HIRSCHMANN INDUSTRIAL 功能描述:ETHERNET SWITCH, 19 IN. RACK MOUNT, 8 PORTS 10/100BASETX, 2 COMBO PORTS
MACH102-8TP-F 制造商:HIRSCHMANN INDUSTRIAL 功能描述:ETHERNET SWITCH, 19 IN. RACK MOUNT, 8 PORTS 10/100BASETX, 2 GIG COMBO PORTS