- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄180472 > MACH1 (Lattice Semiconductor Corporation) High-Performance EE CMOS Programmable Logic PDF資料下載
參數(shù)資料
| 型號： | MACH1 |
| 廠商： | Lattice Semiconductor Corporation |
| 英文描述： | High-Performance EE CMOS Programmable Logic |
| 中文描述： | 高性能電子工程CMOS可編程邏輯 |
| 文件頁數(shù)： | 21/48頁 |
| 文件大?。?/td> | 1136K |
| 代理商： | MACH1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
28
MACH 1 & 2 Families
Notes:
1. See “Switching Test Circuit” in the General Information Section of the Vantis 1999 Data Book.
2. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modied where
this parameter may be affected.
3. If a signal is powered-down, this parameter must be added to its respective high-speed parameter.
4. MACH211 tGO = 7 ns. MACH211SP tGO = 7.5 ns.
5. MACH211, commercial tGO = 7 ns.
6. The faster -18 tGO, tPDL, tICO, apply to MACH211 only, not MACH211SP.
tAR
Asynchronous Reset to Registered or Latched
Output
9
9.5
15
16
19.5
20
24
ns
tARW
Asynchronous Reset Width (Note 2)
4
5
10
12
14.5
15
18
ns
tARR
Asynchronous Reset Recovery Time (Note 2)
4
5
10
12
ns
tAP
Asynchronous Preset to Registered or Latched
Output
9
9.5
15
16
19.5
20
24
ns
tAPW
Asynchronous Preset Width (Note 2)
4
5
10
12
14.5
15
18
ns
tAPR
Asynchronous Preset Recovery Time (Note 2)
4
5
10
12
ns
tEA
Input, I/O, or Feedback to Output Enable
9
9.5
10
12
14
15
18
ns
tER
Input, I/O, or Feedback to Output Disable
9
9.5
10
12
14
15
18
ns
tLP
tPD Increase for Powered-down Macrocell (Note 3)
10
ns
tLPS
tS Increase for Powered-down Macrocell (Note 3)
10
ns
tLPCO
tCO Increase for Powered-down Macrocell (Note 3)
0
ns
tLPEA
tEA Increase for Powered-down Macrocell (Note 3)
10
ns
MACH211 AND MACH211SP (CONTINUED)
SWITCHING CHARACTERISTICS OVER OPERATING RANGES
1
Parameter
Symbol
Parameter Description
-6
-7
-10
-12
-14
-15
-18
Unit
Min Max
Min
Max
Min
Max
Min Max Min Max Min Max Min
Max
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MACH210A-10JC | High-Density EE CMOS Programmable Logic |
| MACH210A-10VC | High-Density EE CMOS Programmable Logic |
| MACH210A-12JC | High-Density EE CMOS Programmable Logic |
| MACH210A-12VC | High-Density EE CMOS Programmable Logic |
| MACH210A-7 | High-Density EE CMOS Programmable Logic |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MACH10015JC | 制造商:AMD 功能描述:NEW |
| MACH102-24TP-F | 制造商:HIRSCHMANN INDUSTRIAL 功能描述:ETHERNET SWITCH, 19 IN. RACK MOUNT, 24 PORTS 10/100BASETX, 2 GIG COMBO PORTS |
| MACH102-24TP-FR | 制造商:HIRSCHMANN INDUSTRIAL 功能描述:ETHERNET SWITCH, 19 IN. RACK MOUNT SWITCH, 24 PORTS 10/100BASETX, 2 COMBO PORTS |
| MACH102-8TP | 制造商:HIRSCHMANN INDUSTRIAL 功能描述:ETHERNET SWITCH, 19 IN. RACK MOUNT, 8 PORTS 10/100BASETX, 2 COMBO PORTS |
| MACH102-8TP-F | 制造商:HIRSCHMANN INDUSTRIAL 功能描述:ETHERNET SWITCH, 19 IN. RACK MOUNT, 8 PORTS 10/100BASETX, 2 GIG COMBO PORTS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。