- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383304 > M59MR032D (意法半導(dǎo)體) 32 Mbit 2Mb x16, Mux I/O, Dual Bank, Burst 1.8V Supply Flash Memory PDF資料下載
參數(shù)資料
| 型號： | M59MR032D |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 32 Mbit 2Mb x16, Mux I/O, Dual Bank, Burst 1.8V Supply Flash Memory |
| 中文描述： | 32兆位的2Mb x16插槽，復(fù)用的I / O，雙行，突發(fā)1.8V電源快閃記憶體 |
| 文件頁數(shù)： | 9/49頁 |
| 文件大?。?/td> | 352K |
| 代理商： | M59MR032D |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
9/49
M59MR032C, M59MR032D
Bus Invert (BINV).
BINV is an input/output signal
used to reduce the amount of power needed to
switch the external address/data bus. The power
saving is achieved by inverting the data output on
ADQ0-ADQ15 every time this gives an advantage
in terms of number of toggling bits. In burst mode
read, each new data output from the memory is
compared with the previous data. If the number of
transitions required on the data bus is in excess of
8, the data is inverted and the BINV signal will be
driven by the memory at V
OH
to inform the receiv-
ing system that data must be inverted before any
further processing. By doing so, the actual transi-
tions on the data bus will be less than 8. In a simi-
lar way, when a command is given, BINV may be
driven by the system at V
IH
to inform the memory
that the data must be inverted.Like the other input/
output pins, BINV is high impedance when the
chip is deselected, output enable G is at V
IH
or RP
is at V
IL
; when used as an input, BINV must follow
the same setup and hold timings of the data in-
puts.
V
DD
and V
DDQ
Supply Voltage (1.65V to 2.0V).
The main power supply for all operations (Read,
Program and Erase). V
DD
and V
DDQ
must be at
the same voltage.
V
PP
Program Supply Voltage (12V).
V
PP
both a control input and a power supply pin. The
two functions are selected by the voltage range
applied to the pin; if V
PP
is kept in a low voltage
range (0 to 2V) V
PP
is seen as a control input, and
the current absorption is limited to 5μA (0.2μA typ-
ical). In this case with V
PP
= V
IL
we obtain an ab-
solute protection against program or erase; with
V
PP
= V
PP1
these functions are enabled. V
PP
val-
ue is only sampled during program or erase write
cycles; a change in its value after the operation
has been started does not have any effect and
program or erase are carried on regularly. If V
PP
is
used in the 11.4V to 12.6V range (V
PP2
) then the
pin acts as a power supply. This supply voltage
must remain stable as long as program or erase
are finished. In read mode the current sunk is less
then 0.5mA, while during program and erase oper-
ations the current may increase up to 10mA.
V
SS
Ground.
V
SS
is the reference for all the volt-
age measurements.
is
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M5K4164AL-12 | 65 536 BIT DYNAMIC RAM |
| M5K4164AL-15 | 65 536 BIT DYNAMIC RAM |
| M5M27C202K-12I | 2097152-BIT(131072-WORD BY 16-BIT) CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM |
| M5M27C202K-15I | 2097152-BIT(131072-WORD BY 16-BIT) CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM |
| M5M27C202JK-12I | 2097152-BIT(131072-WORD BY 16-BIT) CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M59MR032D100GC6T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:32 Mbit 2Mb x16, Mux I/O, Dual Bank, Burst 1.8V Supply Flash Memory |
| M59MR032D100ZC6T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:32 Mbit 2Mb x16, Mux I/O, Dual Bank, Burst 1.8V Supply Flash Memory |
| M59MR032D120GC6T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:32 Mbit 2Mb x16, Mux I/O, Dual Bank, Burst 1.8V Supply Flash Memory |
| M59MR032D120ZC6T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:32 Mbit 2Mb x16, Mux I/O, Dual Bank, Burst 1.8V Supply Flash Memory |
| M59MR032DGC | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:32 Mbit 2Mb x16, Mux I/O, Dual Bank, Burst 1.8V Supply Flash Memory |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。