- 您現在的位置：買賣IC網 > PDF目錄67763 > M38049FFLSP 8-BIT, FLASH, 16.8 MHz, MICROCONTROLLER, PDIP64 PDF資料下載
參數資料
| 型號： | M38049FFLSP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, FLASH, 16.8 MHz, MICROCONTROLLER, PDIP64 |
| 封裝： | 17 X 56.40 MM, 1.78 MM HEIGHT, PLASTIC, SDIP-64 |
| 文件頁數： | 95/129頁 |
| 文件大?。?/td> | 1721K |
| 代理商： | M38049FFLSP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁當前第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁
Rev.1.00
Oct 27, 2008
Page 68 of 128
REJ03B0266-0100
3804 Group (Spec.L)
Bit 6: Communication mode specification bit (transfer
direction specification bit: TRX)
This bit decides a direction of transfer for data communication.
When this bit is “0”, the reception mode is selected and the data
of a transmitting device is received. When the bit is “1”, the
transmission mode is selected and address data and control data
are output onto the SDA in synchronization with the clock
generated on the SCL.
This bit is set/reset by software and hardware. About set/reset by
hardware is described below. This bit is set to “1” by hardware
when all the following conditions are satisfied:
When ALS is “0”
In the slave reception mode or the slave transmission mode
When the R/W bit reception is “1”
This bit is set to “0” in one of the following conditions:
When arbitration lost is detected.
When a STOP condition is detected.
When writing “1” to this bit by software is invalid by the
START condition duplication preventing function (Note).
With MST = “0” and when a START condition is detected.
With MST = “0” and when ACK non-return is detected.
At reset
Bit 7: Communication mode specification bit (master/
slave specification bit: MST)
This bit is used for master/slave specification for data
communication. When this bit is “0”, the slave is specified, so
that a START condition and a STOP condition generated by the
master are received, and data communication is performed in
synchronization with the clock generated by the master. When
this bit is “1”, the master is specified and a START condition and
a STOP condition are generated. Additionally, the clocks
required for data communication are generated on the SCL.
This bit is set to “0” in one of the following conditions.
Immediately after completion of the byte which has lost
arbitration when arbitration lost is detected
When a STOP condition is detected.
Writing “1” to this bit by software is invalid by the START
condition duplication preventing function (Note).
At reset
Note. START condition duplication preventing function
The MST, TRX, and BB bits is set to “1” at the same time after
confirming that the BB flag is “0” in the procedure of a START
condition occurrence. However, when a START condition by
another master device occurs and the BB flag is set to “1” imme-
diately after the contents of the BB flag is confirmed, the START
condition duplication preventing function makes the writing to the
MST and TRX bits invalid. The duplication preventing function
becomes valid from the rising of the BB flag to reception comple-
tion of slave address.
Fig. 64 Structure of I2C status register
Fig. 65 Interrupt request signal generating timing
MST
b7
b0
TRX BB PIN
AL AAS AD0 LRB
I2C status register
(S1: address 001316)
Last receive bit (Note)
0: Last bit = “0”
1: Last bit = “1”
General call detecting flag
(Note)
0: No general call detected
1: General call detected
Slave address comparison flag
(Note)
0: Address disagreement
1: Address agreement
Arbitration lost detecting flag
(Note)
0: Not detected
1: Detected
SCL pin low hold bit
0: SCL pin low hold
1: SCL pin low release
Bus busy flag
0: Bus free
1: Bus busy
Communication mode
specification bits
0 0 : Slave receive mode
0 1 : Slave transmit mode
1 0 : Master receive mode
1 1 : Master transmit mode
Note: These bits and flags can be read out, but cannot be written.
Write “0” to these bits at writing.
SCL
PIN
I2CIRQ
相關PDF資料 |
PDF描述 |
|---|---|
| M38112E4SS | 8-BIT, UVPROM, 4.19 MHz, MICROCONTROLLER, CDIP64 |
| M38112E4-XXXFP | 8-BIT, OTPROM, 4.19 MHz, MICROCONTROLLER, PQFP64 |
| M38112E4-XXXSP | 8-BIT, OTPROM, 4.19 MHz, MICROCONTROLLER, PDIP64 |
| M38112E4FS | 8-BIT, UVPROM, 4.19 MHz, MICROCONTROLLER, CQCC64 |
| M38204RFS | 8-BIT, 8 MHz, MICROCONTROLLER, PQFP80 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| M38049RLSS | 功能描述:DEV EMULATOR CHIP RAM 2KB 64SDIP RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 內電路編程器、仿真器以及調試器 系列:- 產品變化通告:Development Systems Discontinuation 19/Jul/2010 標準包裝:1 系列:* 類型:* 適用于相關產品:* 所含物品:* |
| M3806 | 功能描述:電纜固定件和配件 LTSCG 625 BLACK RoHS:否 制造商:Heyco 類型:Cable Grips, Liquid Tight 材料:Nylon 顏色:Black 安裝方法:Cable 最大光束直徑:11.4 mm 抗拉強度: |
| M3806 BK001 | 制造商:Alpha Wire Company 功能描述:CBL 8COND 18AWG BLK 1000' |
| M3806 BK002 | 制造商:Alpha Wire Company 功能描述:CBL 8COND 18AWG BLK 500' |
| M3806 BK005 | 制造商:Alpha Wire Company 功能描述:CBL 8COND 18AWG BLK 100' |
發(fā)布緊急采購，3分鐘左右您將得到回復。