參數(shù)資料
型號: M38049FFLSP
元件分類: 微控制器/微處理器
英文描述: 8-BIT, FLASH, 16.8 MHz, MICROCONTROLLER, PDIP64
封裝: 17 X 56.40 MM, 1.78 MM HEIGHT, PLASTIC, SDIP-64
文件頁數(shù): 91/129頁
文件大小: 1721K
代理商: M38049FFLSP
Rev.1.00
Oct 27, 2008
Page 64 of 128
REJ03B0266-0100
3804 Group (Spec.L)
[I2C Data Shift Register (S0)] 001116
The I2C data shift register (S0: address 001116) is an 8-bit shift
register to store receive data and write transmit data.
When transmit data is written into this register, it is transferred to
the outside from bit 7 in synchronization with the SCL, and each
time one-bit data is output, the data of this register are shifted by
one bit to the left. When data is received, it is input to this
register from bit 0 in synchronization with the SCL, and each
time one-bit data is input, the data of this register are shifted by
one bit to the left. The minimum 2 cycles of the internal clock
φ
are required from the rising of the SCL until input to this register.
The I2C data shift register is in a write enable status only when
the I2C-BUS interface enable bit (ES0 bit) of the I2C control
register (S1D: address 001416) is “1”. The bit counter is reset by
a write instruction to the I2C data shift register. When both the
ES0 bit and the MST bit of the I2C status register (S1: address
001316) are “1”, the SCL is output by a write instruction to the
I2C data shift register. Reading data from the I2C data shift
register is always enabled regardless of the ES0 bit value.
[I2C Slave Address Registers 0 to 2 (S0D0 to S0D2)]
0FF716 to 0FF916
The I2C slave address registers 0 to 2 (S0D0 to S0D2: addresses
0FF716 to 0FF916) consists of a 7-bit slave address and a read/
write bit. In the addressing mode, the slave address written in this
register is compared with the address data to be received
immediately after the START condition is detected.
Bit 0: Read/write bit (RWB)
This is not used in the 7-bit addressing mode. In the 10-bit
addressing mode, set RWB to “0” because the first address data
to be received is compared with the contents (SAD6 to SAD0 +
RWB) of the I2C slave address registers 0 to 2.
When 2-byte address data match slave address, a 7-bit slave
address which is received after restart condition has detected and
R/W data can be matched by setting “1” to RWB with software.
The RWB is cleared to “0” automatically when the stop
condition is detected.
Bits 1 to 7: Slave address (SAD0-SAD6)
These bits store slave addresses. Regardless of the 7-bit
addressing mode or the 10-bit addressing mode, the address data
transmitted from the master is compared with these bits’
contents.
Fig. 61 Structure of I2C slave address registers 0 to 2
I2C slave address register 0
(S0D0: address 0FF716)
I2C slave address register 1
(S0D1: address 0FF816)
I2C slave address register 2
(S0D2: address 0FF916)
Read/write bit
Slave address
SAD6 SAD5 SAD4 SAD3 SAD2 SAD1 SAD0 RWB
b0
b7
相關(guān)PDF資料
PDF描述
M38112E4SS 8-BIT, UVPROM, 4.19 MHz, MICROCONTROLLER, CDIP64
M38112E4-XXXFP 8-BIT, OTPROM, 4.19 MHz, MICROCONTROLLER, PQFP64
M38112E4-XXXSP 8-BIT, OTPROM, 4.19 MHz, MICROCONTROLLER, PDIP64
M38112E4FS 8-BIT, UVPROM, 4.19 MHz, MICROCONTROLLER, CQCC64
M38204RFS 8-BIT, 8 MHz, MICROCONTROLLER, PQFP80
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M38049RLSS 功能描述:DEV EMULATOR CHIP RAM 2KB 64SDIP RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 內(nèi)電路編程器、仿真器以及調(diào)試器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 19/Jul/2010 標(biāo)準(zhǔn)包裝:1 系列:* 類型:* 適用于相關(guān)產(chǎn)品:* 所含物品:*
M3806 功能描述:電纜固定件和配件 LTSCG 625 BLACK RoHS:否 制造商:Heyco 類型:Cable Grips, Liquid Tight 材料:Nylon 顏色:Black 安裝方法:Cable 最大光束直徑:11.4 mm 抗拉強(qiáng)度:
M3806 BK001 制造商:Alpha Wire Company 功能描述:CBL 8COND 18AWG BLK 1000'
M3806 BK002 制造商:Alpha Wire Company 功能描述:CBL 8COND 18AWG BLK 500'
M3806 BK005 制造商:Alpha Wire Company 功能描述:CBL 8COND 18AWG BLK 100'