參數(shù)資料
型號(hào): M37920F8CHP
元件分類: 微控制器/微處理器
英文描述: 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100
封裝: 14 X 14 MM, 0.50 MM PITCH, PLASTIC, LQFP-100
文件頁(yè)數(shù): 8/155頁(yè)
文件大?。?/td> 1274K
代理商: M37920F8CHP
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)
105
M37920F8CGP, M37920F8CHP, M37920FCCGP
M37920FCCHP, M37920FGCGP, M37920FGCHP
PRELIMINAR
Y
Notice:
This
is not
a final
specification.
Some
parametric
limits
are
subject
to change.
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION
MITSUBISHI MICROCOMPUTERS
Stop and Wait mode
The stop (hereafter called STP) and the wait (hereafter called WIT)
modes are used to save the power dissipation of the system, by
stopping oscillation or system clock in the case that the CPU needs
not be operating.
The microcomputer enters the STP or WIT mode by executing the
STP or WIT instruction, and either mode is terminated by acceptance
of an interrupt request or reset.
To terminate the STP or WIT mode by an interrupt request, the inter-
rupt to be used for termination of the STP or WIT mode must be en-
abled in advance to execution of the STP or WIT instruction. The
interrupt priority level of this interrupt is required to be higher than the
processor interrupt priority level (IPL) of the routine where the STP
or WIT instruction will be executed.
Figures 102 and 103 show the bit configurations of the particular
function select registers 0, 1. Setting the STP instruction invalidity
select bit (bit 0 of the particular function select register 0) to “1” invali-
dates the STP instruction, and the STP instruction will be ignored.
After reset is removed, since the above bit is cleared to “0”, however,
the STP instruction is valid.
The STP- or the WIT-instruction-execution status bit (bit 0 or 1 of the
particular function select register 1) is set to “1” by the execution of
the STP or the WIT instruction, and so, after the STP or WIT mode
has been terminated, each bit will indicate that the STP or WIT in-
struction has been executed. Accordingly, each of these bits must be
cleared to “0” by software at termination of the STP or the WIT mode.
Table 23 lists the microcomputer’s operation in the STP and WIT
modes.
STP mode
The execution of the STP instruction stops the oscillation circuit. It
also stops clock source
φ, φ1, φBIU, φCPU, and divide clocks f1(φ) to
f4096, Wf32 and Wf512 in the “L” state. In the watchdog timer, “FFF16
is automatically set, and regardless the contents of watchdog timer
frequency select bit (bit 0 at address 6116), the count source of the
watchdog timer becomes Wf32. This setting is terminated by clear-
ance of the most significant bit of the watchdog timer or reset, and
the count source is back to the one which was selected with the
watchdog timer frequency select bit.
In the STP mode, the A-D converter, DMA controller, DRAM control-
ler (Reflesh timer is also stopped.), and watchdog timer, which use
divide clocks f1(
φ) to f4096, Wf32 and Wf512, are stopped. At this time,
timers A and B operate only in the event counter mode, and serial
I/O communication is active only while an external clock is selected.
The STP mode is terminated by acceptance of an interrupt request
or reset, and the oscillation restarts. Supply of clock source
φ, φ1, di-
vide clocks f1(
φ) to f4096, Wf32 and Wf512 is also restarted.
When the oscillation is restarted by the interrupt request acceptance,
φBIU and φCPU are stopped at “L” level until the most significant bit of
the watchdog timer, which is counted down with divide clock Wf32, is
cleared to “0”. Note that, when the oscillation is restarted, supply of
φBIU and φCPU starts immediately after the oscillation restarts. There-
fore, the reset input must be raised to “H” after the enough oscilla-
tion-stabilizing time has elapsed.
The system where a stable clock is input from the external to pin XIN
is equipped with the mode where an instruction can be executed
immediately after the STP mode termination. For details, refer to the
section on “Stop of oscillation circuit” of the power saving function.
WIT mode
When the WIT instruction is executed with the internal clock stop se-
lect bit at WIT (bit 3 of the particular function select register 1 in Fig-
ure 103) = “0”,
φBIU, φCPU, and divide clocks Wf32 and Wf512 are
stopped in the “L“ state. However, the oscillation circuit, clock source
φ, φ1, and divide clocks f1(φ) to f4096 remain operating. Therefore,
BIU, CPU, and DMA controller are stopped, whereas timers A and B,
serial I/O, and the A-D converter, which use the divide clocks f1(
φ) to
f4096, are still operating. Because the reflesh timer of the DRAM con-
Instruction
WIT
Internal clock
stop select bit
at WIT
Active
Oscillation
circuit
Operations in WIT and STP modes
“0”
φ, φ1,
f1(
φ) to f4096
Active
STP
Wf32, Wf512
φBIU, φCPU
Stopped
(“L”)
Stopped
(“L”)
Peripheral devices using f1(
φ) to f4096, Wf32, Wf512
Timers A, B, Serial I/O, A-D converter: Operation is enabled.
DRAM controller: Reflesh timer is operated.
DMA controller: Stopped. (Watchdog timer: Stopped.)
Timers A, B: Operation is enabled only in the event counter mode.
Serial I/O: Operation is enabled only while an external clock is
selected.
A-D converter, DMA controller: Stopped.
DRAM controller: Reflesh timer is operated.
(Watchdog timer: Stopped.)
Stopped
(“L”)
Stopped
(“L”)
Stopped
(“L”)
Active
“1”
Stopped
(“L”)
Stopped
(“L”)
Stopped
(“L”)
Stopped
Timers A, B: Operation is enabled only in the event counter mode.
Serial I/O: Operation is enabled only while an external clock is
selected.
A-D converter, DMA controller: Stopped.
DRAM controller: Stopped. (Reflesh timer is also stopped.)
(Watchdog timer: Stopped.)
Table 23. Microcomputer’s operation in STP and WIT modes
相關(guān)PDF資料
PDF描述
M37920F8CGP 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100
M38039MFL-XXXHP 8-BIT, MROM, 16.8 MHz, MICROCONTROLLER, PQFP64
M38039MFL-XXXSP 8-BIT, MROM, 16.8 MHz, MICROCONTROLLER, PDIP64
M38039MFL-XXXWG 8-BIT, MROM, 16.8 MHz, MICROCONTROLLER, PBGA64
M38039FFLHP 8-BIT, FLASH, 16.8 MHz, MICROCONTROLLER, PQFP64
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M37920FCCGP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION
M37920FCCHP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION
M37920FGCGP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION
M37920FGCHP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION
M37920S4CGP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:16 BIT CMOS MICROCOMPUTER