
DIRECT RAM INTERFACE (DRI)
14
14-9
32192/32195/32196 Group Hardware Manual
Rev.1.10 REJ09B0123-0110 Apr.06.07
DIN Interrupt Request Status Register (DRIDINIST)
<Address: H'0080 2000>
123456
b7
b0
DIN0IS
DIN1IS
DIN2IS
DIN3IS
DIN4IS
DIN5IS
000000
0
<Upon exiting reset: H'00>
b
Bit Name
Function
R
W
0
DIN0IS
0: Interrupt not requested
R(Note 1)
DIN0 interrupt request status bit
1: Interrupt requested
1
DIN1IS
DIN1 interrupt request status bit
2
DIN2IS
DIN2 interrupt request status bit
3
DIN3IS
DIN3 interrupt request status bit
4
DIN4IS
DIN4 interrupt request status bit
5
DIN5IS
DIN5 interrupt request status bit
6, 7
No function assigned. Fix to "0."
00
Note 1: Only writing "0" is effective. Writing "1" has no effect, so that the bit retains the previous value.
If a DINn event is detected according to settings of the DIN Input Processing Control Register, the status bit
corresponding to that DINn is set to "1" in hardware.
Note: If the status is cleared in software at the same time it is set for an interrupt request generated, the
latter has priority, so that the status is set.
DIN Interrupt Request Enable Register (DRIDINIEN)
<Address: H'0080 2001>
9
10
11
12
13
14
b15
b8
DIN0IEN DIN1IEN DIN2IEN DIN3IEN DIN4IEN DIN5IEN
000000
0
<Upon exiting reset: H'00>
b
Bit Name
Function
R
W
8
DIN0IEN (DIN0 interrupt request enable bit)
0: Mask (disable) interrupt request
R
W
9
DIN1IEN (DIN1 interrupt request enable bit)
1: Enable interrupt request
10
DIN2IEN (DIN2 interrupt request enable bit)
11
DIN3IEN (DIN3 interrupt request enable bit)
12
DIN4IEN (DIN4 interrupt request enable bit)
13
DIN5IEN (DIN5 interrupt request enable bit)
14, 15
No function assigned. Fix to "0."
00
This register disables or enables the interrupt requests that will be generated for DINn event detection.
Setting any bit in this register to "1" enables the corresponding DINn event detection interrupt request.
14.2 DRI Related Registers