參數(shù)資料
型號: M12L16161A-7TG
廠商: ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC
元件分類: DRAM
英文描述: 512K x 16Bit x 2Banks Synchronous DRAM
中文描述: 1M X 16 SYNCHRONOUS DRAM, 6 ns, PDSO50
封裝: 0.400 X 0.825 INCH, 0.80 MM PITCH, LEAD FREE, TSOP2-50
文件頁數(shù): 17/30頁
文件大?。?/td> 714K
代理商: M12L16161A-7TG
ES MT
Page Read Cycle at Different Bank @ Burst Length=4
M12L16161A
Elite Semiconductor Memory Technology Inc.
Publication Date
:
May. 2005
Revision
:
2.4
17/30
*Note: 1.CS can be don’t cared when RAS , CAS and
WE
are high at the clock high going dege.
2.To interrupt a burst read by row precharge, both the read and the precharge banks must be the same.
CLOCK
CKE
CS
RAS
CAS
BA
ADDR
A10/AP
CL=2
CL=3
WE
DQM
HIGH
*Note2
RAa
CAa
RBb
RAa
Read
(A-Bank)
Row Active
Row Active
(B-Bank)
(A-Bank)
Read
(A-Bank)
Read
(B-Bank)
Read
(A-Bank)
Read
(B-Bank)
Precharge
(A-Bank)
: Don't care
DQ
CBb
CAc
CBd
CAe
QAa0
*Note1
RBb
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19
QAa1 QAa2 QAa3
QBb0
QBb1 QBb2
QBb3
QAc0
QAc1 QBd0
QBd1
QAe0
QAe1
QAa0 QAa1 QAa2 QAa3
QBb0 QBb1
QBb2 QBb3
QAc0
QAc1 QBd0
QBd1 QAe0
QAe1
相關(guān)PDF資料
PDF描述
M12L2561616A 4M x 16 Bit x 4 Banks Synchronous DRAM
M12L2561616A-6BG 4M x 16 Bit x 4 Banks Synchronous DRAM
M12L2561616A-6TG 4M x 16 Bit x 4 Banks Synchronous DRAM
M12L2561616A-7BG 4M x 16 Bit x 4 Banks Synchronous DRAM
M12L2561616A-7TG 4M x 16 Bit x 4 Banks Synchronous DRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M12L16161A-7TG2Q 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:512K x 16Bit x 2Banks
M12L16161A-7TIG 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:512K x 16Bit x 2Banks Synchronous DRAM
M12L16161A-8T 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:512K x 16Bit x 2Banks Synchronous DRAM
M12L16161C6TAA 制造商:ELITE 功能描述:New
M12L16161C6TAASQ 制造商:MOTOROLA 功能描述:NEW