參數(shù)資料
型號(hào): M12L128324A
廠商: Elite Semiconductor Memory Technology Inc.
英文描述: 1M x 32 Bit x 4 Banks Synchronous DRAM
中文描述: 100萬× 32位× 4個(gè)銀行同步DRAM
文件頁數(shù): 44/47頁
文件大小: 794K
代理商: M12L128324A
ES MT
M12L128324A
Elite Semiconductor Memory Technology Inc.
Publication Date: Mar. 2006
Revision
:
1.2
44/47
Mode Register Set Cycle
Auto Refresh Cycle
All banks precharge should be completed before Mode Register Set cycle and auto refresh cycle.
MODE REGISTER SET CYCLE
*Note : 1. CS , RAS , CAS, &
WE
activation at the same clock cycle with address key will set internal mode register.
2. Minimum 2 clock cycles should be met before new RAS activation.
3. Please refer to Mode Register Set table.
C L O C K
C K E
C S
R A S
C A S
A D D R
W E
DQ
DQ M
:Don't Car e
HIGH
0 1 2 3 4 5 6
0 1 2 3 4 5 6 7 8 9 10
HIGH
Key
Ra
HI- Z
HI- Z
*Not e 2
*N ot e 1
*N ot e 3
t
R C
M R S
New
Command
Auto Refresh
New Com m an d
相關(guān)PDF資料
PDF描述
M12L128324A-6BG 1M x 32 Bit x 4 Banks Synchronous DRAM
M12L128324A-6TG 1M x 32 Bit x 4 Banks Synchronous DRAM
M12L16161A-5TG 512K x 16Bit x 2Banks Synchronous DRAM
M12L16161A-7BG 512K x 16Bit x 2Banks Synchronous DRAM
M12L16161A-7TG 512K x 16Bit x 2Banks Synchronous DRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M12L128324A_09 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:1M x 32 Bit x 4 Banks Synchronous DRAM
M12L128324A_1 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:1M x 32 Bit x 4 Banks Synchronous DRAM
M12L128324A2E 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:JEDEC standard 3.3V power supply
M12L128324A-5BG2E 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:JEDEC standard 3.3V power supply
M12L128324A-6BG 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:1M x 32 Bit x 4 Banks Synchronous DRAM