- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377800 > M12L128324A (Elite Semiconductor Memory Technology Inc.) 1M x 32 Bit x 4 Banks Synchronous DRAM PDF資料下載
參數(shù)資料
| 型號： | M12L128324A |
| 廠商： | Elite Semiconductor Memory Technology Inc. |
| 英文描述： | 1M x 32 Bit x 4 Banks Synchronous DRAM |
| 中文描述： | 100萬× 32位× 4個銀行同步DRAM |
| 文件頁數(shù)： | 25/47頁 |
| 文件大?。?/td> | 794K |
| 代理商： | M12L128324A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁
ES MT
M12L128324A
Elite Semiconductor Memory Technology Inc.
Publication Date: Mar. 2006
Revision
:
1.2
25/47
10. Clock Suspend Exit & Power Down Exit
1) Cl o c k S u s p en d ( = Ac t iv e P ow er D o wn ) E x i t
11. Auto Refresh & Self Refresh
*Note
:
1. Active power down : one or more banks active state.
2. Precharge power down : all banks precharge state.
3. The auto refresh is the same as CBR refresh of conventional DRAM.
No precharge commands are required after auto refresh command.
During t
RC
from auto refresh command, any other command can not be accepted.
4. Before executing auto/self refresh command, all banks must be idle state.
5. MRS, Bank Active, Auto/Self Refresh, Power Down Mode Entry.
6. During self refresh entry, refresh interval and refresh operation are performed internally.
After self refresh entry, self refresh mode is kept while CKE is low.
During self refresh entry, all inputs expect CKE will be don’t cared, and outputs will be in Hi-Z state.
For the time interval of t
RC
from self refresh exit command, any other command can not be accepted.
Before/After self refresh mode, burst auto refresh (40% cycles) is recommended.
Before/After self refresh mode, burst auto refresh (4096 cycles) is recommended.
CLK
CKE
Internal
CLK
C M D
R D
t
S S
*Not e 1
CLK
CKE
Internal
CLK
C M D
AC T
t
S S
*Not e 2
NOP
2) P ow er D ow n ( = P r ec h a r g e P o w e r Do w n )
C L K
C M D
P R E
A R
C K E
C M D
t
R P
t
R C
* N o t e 5
* N o t e 4
C L K
C M D
P R E
S R
C K E
C M D
t
R P
t
R C
* N o t e 4
1 ) A u t o R e f r e s h & S e l f R e f r e s h
* N o t e 3
2 ) S e l f R e f r e s h
* N o t e 8
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M12L128324A-6BG | 1M x 32 Bit x 4 Banks Synchronous DRAM |
| M12L128324A-6TG | 1M x 32 Bit x 4 Banks Synchronous DRAM |
| M12L16161A-5TG | 512K x 16Bit x 2Banks Synchronous DRAM |
| M12L16161A-7BG | 512K x 16Bit x 2Banks Synchronous DRAM |
| M12L16161A-7TG | 512K x 16Bit x 2Banks Synchronous DRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M12L128324A_09 | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:1M x 32 Bit x 4 Banks Synchronous DRAM |
| M12L128324A_1 | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:1M x 32 Bit x 4 Banks Synchronous DRAM |
| M12L128324A2E | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:JEDEC standard 3.3V power supply |
| M12L128324A-5BG2E | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:JEDEC standard 3.3V power supply |
| M12L128324A-6BG | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:1M x 32 Bit x 4 Banks Synchronous DRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。