
LXT974/LXT975
—
Fast Ethernet 10/100 Quad Transceivers
50
Datasheet
4.0
Test Specifications
Note:
The minimum and maximum values in
Table 22
through
Table 42
and
Figure 26
through
Figure 39
represent the performance specifications of the LXT974/975 and are guaranteed by test, except
where noted by design. Minimum and maximum values in
Table 24
through
Table 42
apply over
the recommended operating conditions specific in
Table 23
.
Table 22. Absolute Maximum Ratings
Parameter
Sym
Min
Max
Units
Supply voltage
V
CC
-0.3
6
V
Operating temperature
Ambient
T
OPA
-15
+85
o
C
Case
T
OPC
–
+120
o
C
Storage temperature
T
ST
-65
+150
o
C
Caution:
Exceeding these values may cause permanent damage.
Functional operation under these conditions is not implied.
Exposure to maximum rating conditions for extended periods may affect device reliability.
Table 23. Operating Conditions
Parameter
Sym
Min
Typ
1
Max
Units
Recommended supply voltage
2
Except MII Supply
Vcc
4.75
5.0
5.25
V
MII Supply
V
CC
MII
3.125
–
5.25
V
Recommended operating temperature
Ambient
T
OPA
0
–
70
o
C
Case
T
OPC
0
–
110
o
C
V
CC
current
100BASE-TX
I
CC
–
–
570
mA
100BASE-FX
I
CC
–
–
500
mA
10BASE-T
I
CC
–
–
570
mA
Power Down Mode
I
CC
–
0.5
3.0
mA
Auto-Negotiation
I
CC
–
–
570
mA
1. Typical values are at 25
°
C and are for design aid only; not guaranteed and not subject to production testing.
2. Voltages with respect to ground unless otherwise specified.
Table 24. Digital I/O Characteristics
1
Parameter
Symbol
Min
Typ
2
Max
Units
Test Conditions
Input Low voltage
3
V
IL
–
–
0.8
V
–
Input High voltage
3
V
IH
2.0
–
–
V
–
Input current
I
I
-100
–
100
μ
A
0.0 < V
I
< V
CC
Output Low voltage
V
OL
–
–
0.4
V
I
OL
= 4 mA
Output High voltage
V
OH
2.4
–
–
V
I
OH
= -4 mA
1. Applies to all pins except MII pins. Refer to
Table 25
for MII I/O Characteristics.
2. Typical values are at 25
°
C and are for design aid only; not guaranteed and not subject to production testing.
3. Does not apply to CLK25M. Refer to
Table 26
for clock input levels.