- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369886 > LXT971ALE LAN TRANSCEIVER|SINGLE|CMOS|QFP|64PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號(hào)： | LXT971ALE |
| 英文描述： | LAN TRANSCEIVER|SINGLE|CMOS|QFP|64PIN|PLASTIC |
| 中文描述： | 網(wǎng)絡(luò)收發(fā)器|單|的CMOS | QFP封裝| 64管腳|塑料 |
| 文件頁(yè)數(shù)： | 64/68頁(yè) |
| 文件大?。?/td> | 1177K |
| 代理商： | LXT971ALE |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)當(dāng)前第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)
LXT9784
—
Low-Power Octal PHY
64
Datasheet
Table 50. Register 16 (10 Hex) Status and Control
Bit(s)
Name
Description
Type
1
Bit(s)
Name
Description
R/W
16.15:14
Reserved
Constant
“
0
”
.
RO
16.13
Reserved
Constant
“
0
”
.
RW
16.12
Reserved
Constant
“
0
”
.
RO
16.11
Receive De-Serializer In-
Sync Indication
Indicates status of the 100BASE-TX Receive De-Serializer In-Sync
Indication.
RO
16.10
100BASE-TX Power-
Down
Indicates the power state of 100BASE-TX.
1 = Power-Down.
0 = Normal operation.
RO
16.9
10BASE-T Power-Down
Indicates the power state of 10BASE-T.
1= Power-Down.
0= Normal operation.
RO
16.8
Polarity
Indicates 10BASE-T polarity.
1 = Reverse polarity.
0 = normal polarity.
RO
16.7
Reserved
Must be set to zero during write.
RO
16.6:2
PHY Address
Value determined by ID[1:0] and PHY port number (which of 8)
RO
16.1
Speed
Indicates the Auto-Negotiation result.
1 = 100 Mbps.
0 = 10 Mbps.
RO
16.0
Full Duplex
Indicates the Auto-Negotiation result.
1 = Full Duplex.
0 = Half Duplex.
RO
1. Refer to
Table 42 on page 60
for Type definitions.
Table 51. Register 17 (11 Hex) Special Control
Bit(s)
Name
Description
Type
1
17.15
Scrambler By-pass
Scrambler by-pass control.
1 = By-pass Scrambler.
default 0 = Normal Operation.
RW
P
17.14
By-pass 4B/5B
1= 4 bit to 5 bit encoder by-pass.
default 0 = Normal Operation.
RW
P
17.13
Force Transmit
H-Pattern
1 = Force transmit H-pattern.
default 0 = Normal Operation.
RW
17.12
Force 34 Transmit
Pattern
1 = Force 34 transmit pattern.
default 0 = Normal Operation.
RW
P
17.11
Good Link
1 = 100BASE-TX good link indication forcing to ASD output.
default 0 = Normal operation.
RW
P
17.10
Reserved
Must be set to zero during write
RW
1. Refer to
Table 42 on page 60
for Type definitions.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LXT974QC | LAN Transceiver |
| LXT975QC | LAN Transceiver |
| LXT9761 | Interface IC |
| LXT9761HC | LAN TRANSCEIVER|HEX|QFP|208PIN|PLASTIC |
| LXT9762 | Interface IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LXT971LC | 制造商:Intel 功能描述: |
| LXT972A | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:3.3V Dual-Speed Fast Ethernet Transceiver Datasheet |
| LXT972ALC | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:3.3V Dual-Speed Fast Ethernet Transceiver Datasheet |
| LXT972LCHFB8 | 制造商:LEVEL_ONE 功能描述: |
| LXT972M | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。