LXT9784
—
Low-Power Octal PHY
6
Datasheet
Tables
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
Signal Types .......................................................................................................11
Numeric Pad Assignments..................................................................................12
Network Interface Signal Descriptions ................................................................22
MDIO Signal Descriptions...................................................................................23
LED Signal Descriptions .....................................................................................23
Power Supply Signal Descriptions......................................................................24
Miscellaneous Signal Descriptions......................................................................25
RMII Mode Signal Descriptions...........................................................................26
SMII Mode Signal Descriptions...........................................................................27
Unused Pins........................................................................................................28
LXT9784 Modes of Operation.............................................................................30
SMII RXD_[7:0] Contents....................................................................................32
4B/5B Coding......................................................................................................34
Straight-through Pin Assignments.......................................................................39
Crossed-over Pin Assignments...........................................................................39
PHY Addresses...................................................................................................41
LED Functionality................................................................................................43
Activity LED Blink Rates......................................................................................43
MII Management Frame Format .........................................................................43
Glossary of Protocol Terms.................................................................................44
Test Mode Configuration.....................................................................................44
Test Scan Chain..................................................................................................45
Magnetics Module Vendor ..................................................................................48
Absolute Maximum Ratings ................................................................................51
Operating Conditions ..........................................................................................51
Clock DC Characteristics ....................................................................................52
RMII/SMII and General Interface1 DC Characteristics .......................................52
LED DC Characteristics ......................................................................................52
10BASE-T Receiver Voltage/Current DC Characteristics...................................52
10BASE-T Transmitter Voltage/Current DC Characteristics...............................53
100BASE-TX Receiver Voltage/Current DC Characteristics ..............................53
100BASE-TX Transmitter Voltage/Current DC Characteristics ..........................53
MII Management Clock Specifications................................................................54
MII Management Interface Timing Parameters...................................................55
10BASE-T Normal Link Pulse (NLP) Timing Parameters ...................................55
Auto-Negotiation Fast Link Pulse (FLP) Timing Parameters ..............................55
100BASE-TX Transmitter AC Specifications ......................................................56
RMII Interface Timing Parameters......................................................................57
SMII Interface Timing Parameters ......................................................................58
Reset Timing Parameters ...................................................................................58
MCLK Specifications...........................................................................................59
Bit Type Designations.........................................................................................60
Control Register (Register 0) Bit Definitions .......................................................60
Status Register (Register 1) Bit Definitions.........................................................61
PHY Identifier Register (Register 2) Bit Definitions.............................................62
PHY Identifier Register (Register 3) Bit Definitions.............................................62
Auto-Negotiation Advertisement Register (Register 4) Bit Definitions ................62
Auto-Negotiation Link Partner Ability Register (Base Page)
(Register 5) Bit Definitions ..................................................................................63