- 您現(xiàn)在的位置：買賣IC網(wǎng) > Datasheet目錄42 > LTC4268IDKD-1#PBF (Linear Technology)IC PD HIGH POWER W/CNTRL 32-DFN Datasheet資料下載
參數(shù)資料
| 型號： | LTC4268IDKD-1#PBF |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 27/46頁 |
| 文件大小： | 419K |
| 描述： | IC PD HIGH POWER W/CNTRL 32-DFN |
| 產(chǎn)品培訓(xùn)模塊： | Power over Ethernet |
| 標(biāo)準(zhǔn)包裝： | 52 |
| 類型： | 以太網(wǎng)供電開關(guān)（PoE） |
| 應(yīng)用： | 遠(yuǎn)程外設(shè)（工業(yè)控制，相機(jī)，數(shù)據(jù)訪問） |
| 內(nèi)部開關(guān)： | 是 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-WFDFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 32-DFN（7x4）裸露焊盤 |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
42681fc
LTC4268-1
27
side MOSFET drain node but, more importantly, is due
to transformer leakage inductance. The latter causes a
voltage spike on the primary side, not directly related to
output voltage. Some time is also required for internal
settling of the feedback amplifier circuitry. In order to
maintain immunity to these phenomena, a fixed delay is
introduced between the switch turn-off command and the
enabling of the feedback amplifier. This is termed enable
delay. In certain cases where the leakage spike is not
sufficiently settled by the end of the enable delay period,
regulation error may result. See Applications Information
for further details.
Collapse Detect
Once the feedback amplifier is enabled, some mechanism
is then required to disable it. This is accomplished by a
collapse detect comparator, which compares the flyback
voltage (FB) to a fixed reference, nominally 80% of V
FB
.
When the flyback waveform drops below this level, the
feedback amplifier is disabled.
Minimum Enable Time
The feedback amplifier, once enabled, stays on for a fixed
minimum time period termed minimum enable time.
This prevents lockup, especially when the output voltage
is abnormally low; e.g., during start-up. The minimum
enable time period ensures that the V
CMP
node is able to
pump up and increase the current mode trip point to
the level where the collapse detect system exhibits proper
operation. This time is set internally.
Effects of Variable Enable Period
The feedback amplifier is enabled during only a portion of
the cycle time. This can vary from the fixed minimum enable
time described to a maximum of roughly the off switch
time minus the enable delay time. Certain parameters of
feedback amp behavior are directly affected by the variable
enable period. These include effective transconductance
and V
CMP
node slew rate.
Load Compensation Theory
The LTC4268-1 uses the flyback pulse to obtain
information about the isolated output voltage. An error
source is caused by transformer secondary current flow
applicaTions inForMaTion
through the synchronous MOSFET R
DS(ON)
and real life
nonzero impedances of the transformer secondary and
output capacitor. This was represented previously by
the expression I
SEC
" (ESR + R
DS(ON)
). However, it is
generally more useful to convert this expression to effective
output impedance. Because the secondary current only
flows during the off portion of the duty cycle (DC), the
effective output impedance equals the lumped secondary
impedance divided by off time DC.
Since the off time duty cycle is equal to 1 DC then:
R
S(OUT)
=
ESR+R
DS(ON)
1DC
where:
R
S(OUT)
= effective supply output impedance
DC = duty cycle
R
DS(ON)
and ESR are as defined previously
This impedance error may be judged acceptable in less
critical applications, or if the output load current remains
relatively constant. In these cases the external FB resistive
divider is adjusted to compensate for nominal expected
error. In more demanding applications, output impedance
error is minimized by the use of the load compensation
function. Figure 14 shows the block diagram of the load
compensation function. Switch current is converted to
a voltage by the external sense resistor, averaged and
T1
"
"
"
MP
R
CMPF
50k
V
PORTP
V
FLBK
R2
LOAD
COMP I
R1
FB
V
FB
Q1 Q2
R
CMP
C
CMP
R
SENSE
SENSE
+
42681 F13
Q3
+
A1
16
22
21
20
Figure 14. Load Compensation Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC4274CUHF#PBF | IC CONTROLLER POE 38-QFN |
| LTC4280CUFD#PBF | IC CONTROLLER HOT SWAP QFN-24 |
| LTC4300-1IMS8#TRPBF | IC HOTSWAP 2WIRE BUS BUFFR 8MSOP |
| LTC4300A-2IMS8#TRPBF | IC BUFFER BUS 2WR HOTSWAP 8-MSOP |
| LTC4301IDD | IC BUFFER BUS HOTSWAP 2WR 8DFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC4268IDKD-1-TR | 制造商:LINER 制造商全稱:Linear Technology 功能描述:High Power PD with Synchronous NoOpto Flyback Controller |
| LTC4268IDKD-1-TRPBF | 制造商:LINER 制造商全稱:Linear Technology 功能描述:High Power PD with Synchronous NoOpto Flyback Controller |
| LTC4269-1 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:IEEE 802.3at PD with Synchronous No-Opto Flyback Controller |
| LTC4269-2 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:IEEE 802.3at High Power PD and Synchronous Forward Controller with AUX Support |
| LTC4269CDKD-1#PBF | 功能描述:IC PD/OPTO FLYBACK CTRLR 32-DFN RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 標(biāo)準(zhǔn)包裝:50 系列:- 類型:熱交換控制器 應(yīng)用:-48V 遠(yuǎn)程電力系統(tǒng)，AdvancedTCA ? 系統(tǒng)，高可用性 內(nèi)部開關(guān):無 電流限制:可調(diào) 電源電壓:11.5 V ~ 14.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:10-TFSOP，10-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:10-MSOP 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。