- 您現(xiàn)在的位置：買賣IC網(wǎng) > Datasheet目錄42 > LTC4252A-1IMS#TRPBF (Linear Technology)IC CNTRLR HOTSWAP NEGVOLT 10MSOP Datasheet資料下載
參數(shù)資料
| 型號： | LTC4252A-1IMS#TRPBF |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 20/36頁 |
| 文件大?。?/td> | 328K |
| 描述： | IC CNTRLR HOTSWAP NEGVOLT 10MSOP |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 類型： | 熱交換控制器 |
| 應(yīng)用： | 通用 |
| 內(nèi)部開關(guān)： | 無 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 10-TFSOP，10-MSOP（0.118"，3.00mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 10-MSOP |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
LTC4252-1/LTC4252-2
LTC4252A-1/LTC4252A-2
20
425212fe
For more information www.linear.com/LTC4252-1
Approximating a linear charging rate as I
DRN
drops from
I
DRN(MAX)
to zero, the I
DRN
component in Equation (3)
can be approximated with 0.5 " I
DRN(MAX)
. Rearranging
equation, TIMER capacitor C
T
is given by:
C
T
=
t
CL(CHARGE)
" 230礎(chǔ)+4"I
DRN(MAX)
(
)
4V
(13)
Returning to Equation (3), the TIMER period is calcu-
lated and used in conjunction with V
SUPPLY(MAX)
and
I
SHORTCIRCUIT(MAX)
to check the SOA curves of a prospec-
tive MOSFET .
As a numerical design example, consider a 30W load,
which requires 1A input current at 36V . If V
SUPPLY(MAX)
= 72V and C
L
= 100礔 , R
D
= 1M? Equation (8) gives R
S
= 40m? Equation (13) gives C
T
= 441nF . To account for
errors in R
S
, C
T
, TIMER current (230礎(chǔ)), TIMER threshold
(4V), R
D
, DRAIN current multiplier and DRAIN voltage
clamp (V
DRNCL
), the calculated value should be multiplied
by 1.5, giving the nearest standard value of C
T
= 680nF .
If a short-circuit occurs, a current of up to 120mV/40m=?A
will flow in the MOSFET for 5.6ms as dictated by C
T
??80nF
in Equation (3). The MOSFET must be selected based on
this criterion. The IRF530S can handle 100V and 3A for
10ms and is safe to use in this application.
Computing the maximum soft-start capacitor value during
soft-start to a load short is complicated by the nonlinear
MOSFETs SOA characteristics and the R
SS
C
SS
response.
An overly conservative but simple approach begins with
the maximum circuit breaker current, given by:
I
CB(MAX)
=
V
CB(MAX)
R
(14)
where V
CB(MAX)
= 60mV (55mV for the LTC4252A).
From the SOA curves of a prospective MOSFET , determine
the time allowed, t
SOA(MAX)
. C
SS
is given by:
C
SS
=
t
SOA(MAX)
0.916"R
SS
(15)
In the above example, 60mV/40m?gives 1.5A. t
SOA(MAX)
for the IRF530S is 40ms. From Equation (15), C
SS
=
437nF . Actual board evaluation showed that C
SS
= 100nF
was appropriate. The ratio (R
SS
" C
SS
) to t
CL(CHARGE)
is
a good gauge as a large ratio may result in the time-out
period expiring. This gauge is determined empirically with
board level evaluation.
SUMMARY OF DESIGN FLOW
To summarize the design flow, consider the application
shown in Figure 2 with the LTC4252A. It was designed
for 80W.
Calculate the maximum load current: 80W/43V = 1.86A;
allowing for 83% converter efficiency, I
IN(MAX)
= 2.2A.
Calculate R
S
: from Equation (8) R
S
= 20m?
Calculate I
SHORTCIRCUIT(MAX)
: from Equation (10)
I
SHORTCIRCUIT(MAX)
=
66mV
20m&
=3.3A
Select a MOSFET that can handle 3.3A at 71V: IRF530S.
Calculate C
T
: from Equation (13) C
T
= 322nF . Select
C
T
??80nF , which gives the circuit breaker time-out period
t? 5.6ms.
Consult MOSFET SOA curves: the IRF530S can handle 3.3A
at 100V for 8.2ms, so it is safe to use in this application.
Calculate C
SS
: using Equations (14) and (15) select
C
SS
??8nF .
FREQUENCY COMPENSATION
The LTC4252A typical frequency compensation network for
the analog current limit loop is a series R
C
(10? and C
C
connected to V
EE
. Figure 7 depicts the relationship between
the compensation capacitor C
C
and the MOSFETs C
ISS
.
The line in Figure 7 is used to select a starting value for C
C
based upon the MOSFETs C
ISS
specification. Optimized
values for C
C
are shown for several popular MOSFETs.
Differences in the optimized value of C
C
versus the starting
value are small. Nevertheless, compensation values should
be verified by board level short-circuit testing.
applicaTions inForMaTion
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC4253ACGN#TRPBF | IC HOT SWAP CONTRLR -48V 16-SSOP |
| LTC4257CS8 | IC CTRLR INTFACE PWR/ETHER 8SOIC |
| LTC4260IUH#PBF | IC HOT SWAP CNTRL I2C 32-QFN |
| LTC4261IGN-2#PBF | IC CTRLR HOTSWAP W/ADC 28-SSOP |
| LTC4263IS#TRPBF | IC IEEE 803.2AF CNTRLR 14-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC4252A-2 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:–48V Hot Swap Controllers |
| LTC4252A-2CMS | 功能描述:IC CTRLR HOTSWAP NEG VOLT 10MSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 標(biāo)準(zhǔn)包裝:50 系列:- 類型:熱交換控制器 應(yīng)用:-48V 遠(yuǎn)程電力系統(tǒng)，AdvancedTCA ? 系統(tǒng)，高可用性 內(nèi)部開關(guān):無 電流限制:可調(diào) 電源電壓:11.5 V ~ 14.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:10-TFSOP，10-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:10-MSOP 包裝:管件 |
| LTC4252A-2CMS#PBF | 功能描述:IC CNTRLR HOTSWAP NEGVOLT 10MSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 標(biāo)準(zhǔn)包裝:50 系列:- 類型:熱交換控制器 應(yīng)用:-48V 遠(yuǎn)程電力系統(tǒng)，AdvancedTCA ? 系統(tǒng)，高可用性 內(nèi)部開關(guān):無 電流限制:可調(diào) 電源電壓:11.5 V ~ 14.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:10-TFSOP，10-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:10-MSOP 包裝:管件 |
| LTC4252A-2CMS#TR | 功能描述:IC CTRLR HOTSWAP NEG VOLT 10MSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:100 系列:- 類型:熱插拔開關(guān) 應(yīng)用:通用 內(nèi)部開關(guān):是 電流限制:可調(diào) 電源電壓:9 V ~ 13.2 V 工作溫度:-40°C ~ 150°C 安裝類型:表面貼裝 封裝/外殼:10-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:10-TDFN-EP（3x3） 包裝:管件 |
| LTC4252A-2CMS#TRPBF | 功能描述:IC CNTRLR HOTSWAP NEGVOLT 10MSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:100 系列:- 類型:熱插拔開關(guān) 應(yīng)用:通用 內(nèi)部開關(guān):是 電流限制:可調(diào) 電源電壓:9 V ~ 13.2 V 工作溫度:-40°C ~ 150°C 安裝類型:表面貼裝 封裝/外殼:10-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:10-TDFN-EP（3x3） 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。