參數(shù)資料
型號(hào)： LTC4252A-1IMS#TRPBF
廠商： Linear Technology
文件頁(yè)數(shù)： 16/36頁(yè)
文件大?。?/td> 328K
描述： IC CNTRLR HOTSWAP NEGVOLT 10MSOP
標(biāo)準(zhǔn)包裝： 2,500
類型： 熱交換控制器
應(yīng)用： 通用
內(nèi)部開關(guān)： 無(wú)
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 10-TFSOP，10-MSOP（0.118"，3.00mm 寬）
供應(yīng)商設(shè)備封裝： 10-MSOP
包裝： 帶卷 (TR)
LTC4252-1/LTC4252-2
LTC4252A-1/LTC4252A-2
16
425212fe
For more information www.linear.com/LTC4252-1
applicaTions inForMaTion
conditions are met. A high-to-low transition in the UV
comparator immediately shuts down the LTC4252, pulls
the MOSFET gate low and resets the latched PWRGD high.
Overvoltage conditions detected by the OV compara-
tor will also pull GATE low, thereby shutting down the
load. However, it will not reset the circuit breaker TIMER,
PWRGD flag or shutdown cooling timer. Returning the
supply voltage to an acceptable range restarts the GATE
pin if all the interlock conditions except TIMER are met.
Only during the initial timing cycle does an OV condition
reset the TIMER.
DRAIN
Connecting an external resistor, R
D
, to the dual function
DRAIN pin allows V
OUT
 sensing* without it being dam-
aged by large voltage transients. Below 5V , negligible pin
leakage allows a DRAIN low comparator to detect V
OUT
 
less than 2.385V (V
DRNL
). This condition, together with
the GATE low comparator, sets the PWRGD flag.
If V
OUT
 > V
DRNCL
, the DRAIN pin is clamped at about
V
DRNCL
 and the current flowing in R
D
 is given by:
 
I
DRN
H
V
OUT
-V
DRNCL
R
D
 
(1)
This current is scaled up 8 times during a circuit breaker
fault and is added to the nominal 230礎(chǔ) TIMER current.
This accelerates the fault TIMER pull-up when the MOS-
FETs drain-source voltage exceeds V
DRNCL
 and effectively
shortens the MOSFET heating duration.
TIMER
The operation of the TIMER pin is somewhat complex as
it handles several key functions. A capacitor C
T
 is used at
TIMER to provide timing for the LTC4252. Four different
charging and discharging modes are available at TIMER:
1) A 5.8礎(chǔ) slow charge; initial timing and shutdown cool-
ing delay.
2) A (230礎(chǔ) + 8 " I
DRN
) fast charge; circuit breaker delay.
3) A 5.8礎(chǔ) slow discharge; circuit breaker cool off and
shutdown cooling.
4) Low impedance switch; resets the TIMER capacitor
after an initial timing delay, in UVLO, in UV and in OV
during initial timing.
For initial start-up, the 5.8礎(chǔ) pull-up is used. The low
impedance switch is turned off and the 5.8礎(chǔ) current
source is enabled when the interlock conditions are met.
C
T
 charges to 4V in a time period given by:
 
t=
4V"C
T
5.8礎(chǔ)
 
(2)
When C
T
 reaches 4V (V
TMRH
), the low impedance switch
turns on and discharges C
T
. A GATE start-up cycle begins
and both SS and GATE are released.
CIRCUIT BREAKER TIMER OPERATION
If the SENSE pin detects more than a 50mV drop across
R
S
, the TIMER pin charges C
T
 with (230礎(chǔ) + 8 " I
DRN
). If
C
T
 charges to 4V , the GATE pin pulls low and the LTC4252-1
latches off while the LTC4252-2 starts a shutdown cooling
cycle. The LTC4252-1 remains latched off until the UV
pin is momentarily pulsed low or TIMER is momentarily
discharged low by an external switch or V
IN
 dips below
UVLO and is then restored. The circuit breaker timeout
period is given by:
 
t=
4V"C
T
230礎(chǔ)+8"I
DRN
 
(3)
If V
OUT
< 5V , an internal PMOS device isolates any DRAIN
pin leakage current, making I
DRN
= 0礎(chǔ) in Equation (3).
If V
OUT
 > V
DRNCL
during the circuit breaker fault period,
the charging of C
T
 accelerates by 8 " I
DRN
 of Equation (1).
Intermittent overloads may exceed the 50mV threshold at
SENSE, but, if their duration is sufficiently short, TIMER
will not reach 4V and the LTC4252 will not shut the external
MOSFET off. To handle this situation, the TIMER discharges
C
T
 slowly with a 5.8礎(chǔ) pull-down whenever the SENSE
voltage is less than 50mV . Therefore, any intermittent
overload with V
OUT
> 5V and an aggregate duty cycle of
*V
OUT
 as viewed by the MOSFET; i.e., V
DS
.
相關(guān)PDF資料
PDF描述
LTC4253ACGN#TRPBF IC HOT SWAP CONTRLR -48V 16-SSOP
LTC4257CS8 IC CTRLR INTFACE PWR/ETHER 8SOIC
LTC4260IUH#PBF IC HOT SWAP CNTRL I2C 32-QFN
LTC4261IGN-2#PBF IC CTRLR HOTSWAP W/ADC 28-SSOP
LTC4263IS#TRPBF IC IEEE 803.2AF CNTRLR 14-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC4252A-2 制造商:LINER 制造商全稱:Linear Technology 功能描述:–48V Hot Swap Controllers
LTC4252A-2CMS 功能描述:IC CTRLR HOTSWAP NEG VOLT 10MSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 標(biāo)準(zhǔn)包裝:50 系列:- 類型:熱交換控制器 應(yīng)用:-48V 遠(yuǎn)程電力系統(tǒng)，AdvancedTCA ? 系統(tǒng)，高可用性 內(nèi)部開關(guān):無(wú) 電流限制:可調(diào) 電源電壓:11.5 V ~ 14.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:10-TFSOP，10-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:10-MSOP 包裝:管件
LTC4252A-2CMS#PBF 功能描述:IC CNTRLR HOTSWAP NEGVOLT 10MSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 標(biāo)準(zhǔn)包裝:50 系列:- 類型:熱交換控制器 應(yīng)用:-48V 遠(yuǎn)程電力系統(tǒng)，AdvancedTCA ? 系統(tǒng)，高可用性 內(nèi)部開關(guān):無(wú) 電流限制:可調(diào) 電源電壓:11.5 V ~ 14.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:10-TFSOP，10-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:10-MSOP 包裝:管件
LTC4252A-2CMS#TR 功能描述:IC CTRLR HOTSWAP NEG VOLT 10MSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:100 系列:- 類型:熱插拔開關(guān) 應(yīng)用:通用 內(nèi)部開關(guān):是 電流限制:可調(diào) 電源電壓:9 V ~ 13.2 V 工作溫度:-40°C ~ 150°C 安裝類型:表面貼裝 封裝/外殼:10-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:10-TDFN-EP（3x3） 包裝:管件
LTC4252A-2CMS#TRPBF 功能描述:IC CNTRLR HOTSWAP NEGVOLT 10MSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:100 系列:- 類型:熱插拔開關(guān) 應(yīng)用:通用 內(nèi)部開關(guān):是 電流限制:可調(diào) 電源電壓:9 V ~ 13.2 V 工作溫度:-40°C ~ 150°C 安裝類型:表面貼裝 封裝/外殼:10-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:10-TDFN-EP（3x3） 包裝:管件
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*