參數(shù)資料
型號： LMK04002BEVAL
廠商： National Semiconductor
文件頁數(shù)： 48/65頁
文件大?。?/td> 0K
描述： BOARD EVAL PRECISION CLOCK PLL
標(biāo)準(zhǔn)包裝： 1
系列： PowerWise®
主要目的： 計時，時鐘調(diào)節(jié)器
嵌入式： 否
已用 IC / 零件： LMK04002
主要屬性： 122.88 MHz VCXO
次要屬性： 集成式 PLL 和 VCO
已供物品： 板，線纜
產(chǎn)品目錄頁面： 1275 (CN2011-ZH PDF)
CLKoutX
CLKoutX*
LVPECL
Receiver
1
2
0:
100: Trace
(Differential)
1
2
0:
Vcc
LVPECL
Driver
8
2:
8
2:
CLKoutX
CLKoutX*
LVPECL
Receiver
5
0:
100: Trace
(Differential)
5
0:
Vcc - 2 V
LVPECL
Driver
CLKoutX
CLKoutX*
LVDS
Receiver
1
0
0:
100: Trace
(Differential)
LVDS
Driver
SNOSAZ8J – SEPTEMBER 2008 – REVISED SEPTEMBER 2011
It is possible to drive a non-LVPECL or non-LVDS receiver with an LVDS or LVPECL driver as long as the above
guidelines are followed. Check the datasheet of the receiver or input being driven to determine the best
termination and coupling method to be sure that the receiver is biased at its optimum DC voltage (common mode
voltage). For example, when driving the OSCin/OSCin* input of the LMK04000 family, OSCin/OSCin* should be
AC coupled because OSCin/OSCin* biases the signal to the proper DC level (See Figure 13) This is only slightly
different from the AC coupled cases described in Driving CLKin Pins with a Single-Ended Source because the
DC blocking capacitors are placed between the termination and the OSCin/OSCin* pins, but the concept remains
the same. The receiver (OSCin/OSCin*) sets the input to the optimum DC bias voltage (common mode voltage),
not the driver.
Termination for DC Coupled Differential Operation
For DC coupled operation of an LVDS driver, terminate with 100
Ω as close as possible to the LVDS receiver as
shown in Figure 18.
Figure 18. Differential LVDS Operation, DC Coupling, No Biasing of the Receiver
For DC coupled operation of an LVPECL driver, terminate with 50
Ω to VCC - 2 V as shown in Figure 19.
Alternatively terminate with a Thevenin equivalent circuit (120
Ω resistor connected to VCC and an 82 Ω resistor
connected to ground with the driver connected to the junction of the 120
Ω and 82 Ω resistors) as shown in
Figure 20 for VCC = 3.3 V.
Figure 19. Differential LVPECL Operation, DC Coupling
Figure 20. Differential LVPECL Operation, DC Coupling, Thevenin Equivalent
52
Copyright 2008–2011, Texas Instruments Incorporated
相關(guān)PDF資料
PDF描述
0210491025 CABLE JUMPER 1.25MM .229M 31POS
MAX6063BEUR-T IC VREF SERIES PREC 3V SOT-23-3
V375B5E150BG2 CONVERTER MOD DC/DC 5V 150W
GEM28DRMT-S288 CONN EDGECARD 56POS .156 EXTEND
234A061-3/42-0 BOOT MOLDED
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LMK04002BEVAL/NOPB 功能描述:BOARD EVAL FOR LMK04002B RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:PowerWise® 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:數(shù)字電位器 嵌入式:- 已用 IC / 零件:AD5258 主要屬性:- 次要屬性:- 已供物品:板 相關(guān)產(chǎn)品:AD5258BRMZ1-ND - IC POT DGTL I2C1K 64P 10MSOPAD5258BRMZ10-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ100-ND - IC POT DGTL I2C 100K 64P 10MSOPAD5258BRMZ50-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ1-R7-ND - IC POT DGTL I2C 1K 64P 10MSOPAD5258BRMZ10-R7-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ50-R7-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ100-R7-ND - IC POT DGTL I2C 100K 64P 10MSOP
LMK04002BISQ 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Low-Noise Clock Jitter Cleaner with Cascaded PLLs
LMK04002BISQ/NOPB 功能描述:時鐘合成器/抖動清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
LMK04002BISQE 制造商:Texas Instruments 功能描述:Clock Conditioner 48-Pin LLP EP T/R
LMK04002BISQE/NOPB 功能描述:時鐘合成器/抖動清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*