參數(shù)資料
型號(hào): LMK04002BEVAL
廠商: National Semiconductor
文件頁(yè)數(shù): 38/65頁(yè)
文件大?。?/td> 0K
描述: BOARD EVAL PRECISION CLOCK PLL
標(biāo)準(zhǔn)包裝: 1
系列: PowerWise®
主要目的: 計(jì)時(shí),時(shí)鐘調(diào)節(jié)器
嵌入式:
已用 IC / 零件: LMK04002
主要屬性: 122.88 MHz VCXO
次要屬性: 集成式 PLL 和 VCO
已供物品: 板,線纜
產(chǎn)品目錄頁(yè)面: 1275 (CN2011-ZH PDF)
C
Po
u
t1
LEuWire
CLKuWire
DATAuWire
GOE
LD
(optional)
To Host
C
L
Ko
u
t0
C
L
Ko
u
t0
*
C
L
Ko
u
t1
*
C
L
Ko
u
t1
C
L
Ko
u
t2
B
C
L
Ko
u
t2
A
C
L
Ko
u
t3
*
C
L
Ko
u
t3
C
L
Ko
u
t4
*
C
L
Ko
u
t4
To
System
SYNC*
C
L
Ki
n
0
C
L
Ki
n
0
*
Bias
Vcc
LDObyp1
LDObyp2
10 PF
0.1 PF
1 PF
0.1 PF
LMK040xx
100
VCXO
OSCin
OSCin*
100
0.1 uF
CLKin1*
CLKin1
0.1 PF
To
System
To Host
CPout2
100 pF
To
System
Fout
Reference Clock #1
(Primary)
Reference Clock #2
(Secondary)
PLL1 Loop Filter
PLL2 Loop Filter
Rterm
0.1 PF
120
120
To
System
To
System
51
0.1 PF
120
120
To
System
0.47 PF
D
L
D
_
BYP
3
p
F
3
p
F
3
p
F
0.1 PF
SNOSAZ8J – SEPTEMBER 2008 – REVISED SEPTEMBER 2011
APPLICATION INFORMATION
System Level Diagram
The following diagram illustrates the typical interconnection of the LMK040xx in a clocking application.
Figure 13. Typical Application
Figure 13 shows an LMK04000 family device with external circuitry. The primary reference clock input is at
CLKin0/0*. A secondary reference clock is driving CLKin1/1*. Both clocks are depicted as AC coupled differential
drivers. The VCXO attached to the OSCin/OSCin* port is configured as an AC coupled single-ended driver. Any
of the input ports (CLKin0/0*, CLKin1/1*, or OSCin/OSCin*) may be configured as either differential or single-
ended. These options are discussed later in the data sheet.
The diagram shows an optional connection between the LD pin and GOE. With this arrangement, the LD pin can
be programmed to output a lock detect signal that is active HIGH (see Table 29 for optional LD pin outputs). If
lock is lost, the LD pin will transition to a LOW, pulling GOE low and causing all clock outputs to be disabled.
This scheme should be used only if disabling the clock outputs is desirable when lock is lost.
Copyright 2008–2011, Texas Instruments Incorporated
43
相關(guān)PDF資料
PDF描述
0210491025 CABLE JUMPER 1.25MM .229M 31POS
MAX6063BEUR-T IC VREF SERIES PREC 3V SOT-23-3
V375B5E150BG2 CONVERTER MOD DC/DC 5V 150W
GEM28DRMT-S288 CONN EDGECARD 56POS .156 EXTEND
234A061-3/42-0 BOOT MOLDED
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LMK04002BEVAL/NOPB 功能描述:BOARD EVAL FOR LMK04002B RoHS:是 類(lèi)別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:PowerWise® 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:數(shù)字電位器 嵌入式:- 已用 IC / 零件:AD5258 主要屬性:- 次要屬性:- 已供物品:板 相關(guān)產(chǎn)品:AD5258BRMZ1-ND - IC POT DGTL I2C1K 64P 10MSOPAD5258BRMZ10-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ100-ND - IC POT DGTL I2C 100K 64P 10MSOPAD5258BRMZ50-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ1-R7-ND - IC POT DGTL I2C 1K 64P 10MSOPAD5258BRMZ10-R7-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ50-R7-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ100-R7-ND - IC POT DGTL I2C 100K 64P 10MSOP
LMK04002BISQ 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:Low-Noise Clock Jitter Cleaner with Cascaded PLLs
LMK04002BISQ/NOPB 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
LMK04002BISQE 制造商:Texas Instruments 功能描述:Clock Conditioner 48-Pin LLP EP T/R
LMK04002BISQE/NOPB 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel