- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358808 > LM1236 (National Semiconductor Corporation) 150 MHz I2C Compatible RGB Preamplifier with Internal 254 Character OSD ROM, 512 Character RAM and 4 DACs PDF資料下載
參數(shù)資料
| 型號： | LM1236 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | 150 MHz I2C Compatible RGB Preamplifier with Internal 254 Character OSD ROM, 512 Character RAM and 4 DACs |
| 中文描述： | 150 MHz的I2C兼容的RGB前置放大器254字符OSD光盤，512個字符RAM和4 DAC的內(nèi)置 |
| 文件頁數(shù)： | 9/43頁 |
| 文件大?。?/td> | 1898K |
| 代理商： | LM1236 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
Typical Performance Characteristics
V
CC
= 5V, T
A
= 25C unless otherwise specified (Continued)
SYSTEM INTERFACE SIGNALS
The Horizontal and Vertical Blanking and the Clamping input
signals are important for proper functionality of the LM1236.
Both blanking inputs must be present for OSD synchroniza-
tion. In addition, the Horizontal blanking input also assists in
setting the proper cathode black level, along with the Clamp-
ing pulse. The Vertical blanking input initiates a blanking
level at the LM1236 outputs which is programmable from 3
to 127 lines (we recommend at least 10). The start position
of the internal Horizontal blanking pulse is programmable
from 0 to 64 pixels ahead of the start position of the Hori-
zontal flyback input. Both horizontal and vertical blanking
can be individually disabled, if desired.
Figure 2
and
Figure 3
show the case where the Horizontal
and Vertical inputs are logic levels.
Figure 2
shows the
smaller pin 24 voltage superimposed on the horizontal
blanking pulse input to the neck board with R
= 4.7k and
C
= 0.1 μF. Note where the voltage at pin 24 is clamped to
about 1V when the pin is sinking current.
Figure 3
shows the
smaller pin 1 voltage superimposed on the vertical blanking
input to the neck board with C
jumpered and R
= 4.7k.
These component values correspond to the application cir-
cuit of
Figure 9
.
Figures 4, 5
show the case where the horizontal and vertical
inputs are from deflection.
Figure 4
shows the pin 24 voltage
which is derived from a horizontal flyback pulse of 35V peak
to peak with R
H
= 8.2K and C
17
jumpered.
Figure 5
shows
the pin 1 voltage which is derived from a vertical flyback
pulse of 55V peak to peak with C
4
= 1500 pF and R
V
= 120k.
Figure 6
shows the pin 23 clamp input voltage superimposed
on the neck board clamp logic input pulse. R
= 1k and
should be chosen to limit the pin 23 voltage to about 2.5V
peak to peak. This corresponds to the application circuit
given in
Figure 9
.
CATHODE RESPONSE
Figure 7
shows the response at the red cathode for the
application circuit in
Figures 9, 10
. The input video risetime is
1.5 ns. The resulting leading edge has a 7.1 ns risetime and
a 7.6% overshoot, while the trailing edge has a 7.1 ns
risetime and a 6.9% overshoot with an LM2467 driver.
ABL GAIN REDUCTION
The ABL function reduces the contrast level of the LM1236
as the voltage on pin 22 is lowered from V
to around 2V.
Figure 8
shows the amount of gain reduction as the voltage
is lowered from V
(5.0V) to 2V. The gain reduction is small
until V
reaches the knee around 3.7V, where the slope
increases. Many system designs will require about 3 dB to
5 dB of gain reduction in full beam limiting. Additional attenu-
ation is possible, and can be used in special circumstances.
However, in this case, video performance such as video
linearity and tracking between channels will tend to depart
from normal specifications.
OSD PHASE LOCKED LOOP
The PLL in the LM1236 has a maximum pixels per line
setting significantly higher than that of the LM1247. The
range for the LM1236 is from 704 to 1152 pixels per line, in
increments of 64. The maximum OSD pixel frequency avail-
able is 111 MHz. For example, if the horizontal scan rate is
106kHz, 1024 pixels per line would be acceptable to use,
since the OSD pixel frequency is:
Horizontal Scan Rate X PPL =
106kHz X 1024 = 108.5 MHz
20075708
FIGURE 8. ABL Gain Reduction Curve
L
www.national.com
9
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LM123K | 3-Amp, 5-Volt Positive Regulator |
| LM123 | 5.0 AMP POSITIVE VOLTAGE REGULATOR |
| LM123K-05 | 5.0 AMP POSITIVE VOLTAGE REGULATOR |
| LM123K-12 | 5.0 AMP POSITIVE VOLTAGE REGULATOR |
| LM123K-15 | 5.0 AMP POSITIVE VOLTAGE REGULATOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LM1236AAA/NA | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:150 MHz I2C Compatible RGB Preamplifier with Internal 254 Character OSD ROM, 512 Character RAM and 4 DACs |
| LM1237 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:150 MHz I2C Compatible RGB Preamplifier with Internal 254 Character OSD and 4 DACs |
| LM1237_04 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:150 MHz I2C Compatible RGB Preamplifier with Internal 254 Character OSD and 4 DACs |
| LM1237AAF/NA | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:150 MHz I2C Compatible RGB Preamplifier with Internal 254 Character OSD and 4 DACs |
| LM1237BAAF/NA | 功能描述:IC PREAMP CMOS 150MHZ 24-DIP RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產(chǎn)品變化通告:Product Discontinuation 07/Mar/2011 標(biāo)準(zhǔn)包裝:3,000 系列:OMNITUNE™ 類型:調(diào)諧器 應(yīng)用:移動電話，手機，視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應(yīng)商設(shè)備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。