- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377598 > L64780 (LSI Corporation) DVB-T COFDM Demodulator(對地數(shù)字視頻廣播 正交編碼頻率分割多路處理解調(diào)器) PDF資料下載
參數(shù)資料
| 型號： | L64780 |
| 廠商： | LSI Corporation |
| 英文描述： | DVB-T COFDM Demodulator(對地數(shù)字視頻廣播 正交編碼頻率分割多路處理解調(diào)器) |
| 中文描述： | 的DVB - T COFDM解調(diào)器（對地數(shù)字視頻廣播正交編碼頻率分割多路處理解調(diào)器） |
| 文件頁數(shù)： | 93/126頁 |
| 文件大?。?/td> | 953K |
| 代理商： | L64780 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁當(dāng)前第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁
Microprocessor Interface
5-3
5.2 Microprocessor Interface
This section lists and describes the microprocessor interface signals.
Note that the parallel interface mode is used for LSI Logic internal testing
and is not intended for use in customer production receivers. The serial
mode interface is used for production systems.
A[4:0]
Address Bus
The DTTV receiver has a five-bit address bus, A[4:0], that
is used with an eight-bit data bus, D[7:0], a read/write
strobe, Read, an address strobe, ASn, and a chip select
strobe, CSn, to read and write internal registers. The
address lines select internal registers. In Serial Mode, A0
is used as the serial clock, and A[4:1] must be connected
to ground.
I
ASn
Address Strobe
Active LOW address strobe input. Latches the address
on the A[4:0] bus on the falling edge. In Serial interface
mode, ASn must be connected to VDD.
I
CSn
Chip Select
Active LOW chip select strobe input. During a read cycle,
CSn must be LOW to access the on-chip data registers.
During a read access, the external controller can latch
the data from the DTTV receiver with the rising edge of
CSn. During a write access, CSn must go LOW prior to
data being valid from the external controller to the DTTV
receiver. In Serial Interface mode, CSn must be con-
nected to VDD.
I
D[7:0]
Microprocessor Data Bus
This bidirectional bus is used as an input when data is
written to the chip, and as an output when the chip is
read. When the L64780 is not being read or written to,
the data lines are 3-stated. In Serial Interface Mode, D0
is used as the serial data, and D[7:1] are used for the
programmable Serial Bus interface.
I/O
DTACKn
Data Transaction Acknowledge
Active LOW output indicating that the transaction has
been completed. When not driven, the line is open-drain
3-stated.
O
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| L652DU12RE | 128 Megabit (16 M x 8-Bit) CMOS 3.0 Volt-only Uniform Sector Flash Memory with VersatileIO⑩ Control |
| L652DU12RF | 128 Megabit (16 M x 8-Bit) CMOS 3.0 Volt-only Uniform Sector Flash Memory with VersatileIO⑩ Control |
| L652DU12RI | 128 Megabit (16 M x 8-Bit) CMOS 3.0 Volt-only Uniform Sector Flash Memory with VersatileIO⑩ Control |
| L652DU12RK | 128 Megabit (16 M x 8-Bit) CMOS 3.0 Volt-only Uniform Sector Flash Memory with VersatileIO⑩ Control |
| L652DU90RF | 128 Megabit (16 M x 8-Bit) CMOS 3.0 Volt-only Uniform Sector Flash Memory with VersatileIO⑩ Control |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| L64781 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip COFDM Receiver |
| L64782 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:L64782 Single-Chip COFDM Receiver |
| L6480 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:The L6480, realized in analog mixed signal technology, is an advanced fully integrated solution suitable for driving two-phase bipolar stepper motors with microstepping. |
| L64801GC-20 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
| L64801GC-25 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。