- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377598 > L64780 (LSI Corporation) DVB-T COFDM Demodulator(對地數(shù)字視頻廣播 正交編碼頻率分割多路處理解調(diào)器) PDF資料下載
參數(shù)資料
| 型號： | L64780 |
| 廠商： | LSI Corporation |
| 英文描述： | DVB-T COFDM Demodulator(對地數(shù)字視頻廣播 正交編碼頻率分割多路處理解調(diào)器) |
| 中文描述： | 的DVB - T COFDM解調(diào)器（對地數(shù)字視頻廣播正交編碼頻率分割多路處理解調(diào)器） |
| 文件頁數(shù)： | 69/126頁 |
| 文件大?。?/td> | 953K |
| 代理商： | L64780 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁當前第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁
Parameter Registers
4-17
If not, the value applied to the Tuner Oscillator (via the
Sigma-Delta) is either +1 or
1. This limits the bandwidth
of the system.
The initial condition for the AFC_CLIPPING bit is 1, which
is Method II.
AFC_MODE
AFC Muxin Mode
When the MUXIN bus is connected to the AFC, this bit
determines if the Symbol Number is coming from the
OBC (Partial MUXIN Mode), as in Normal functional
mode, or coming from the MUXIN bus itself (Full MUXIN
Mode). If this bit is 0, the Symbol Number is coming from
the Full MUXIN Mode; if this bit is 1, the Symbol Number
is coming from the Partial MUXIN Mode.
R/W 6
The initial condition for the AFC_MODE is 0, the Full
MUXIN mode. However, this has no effect if the default
mode of AFC_MUXIN is 0 (which means that the AFC is
taking its Symbol Number from the OBC no matter what
the value of AFC_MODE is). See the definition of the
MUXIN register for more information.
AFC_FINE_MODE
AFC Fine Algorithm Mode
This bit determines if the AFC Fine Algorithm performs a
weighted mean.
R/W 5
If the Weighted mean mode is chosen (this bit is 0), the
AFC algorithm performs a weighted mean on the signal
measurements to perform its Fine AFC calculation.
If the Unweighted mean mode is chosen (this bit is 1), the
AFC algorithm does not perform a weighted mean on the
signal measurements to perform its Fine AFC calculation.
The initial condition for this bit is 0, the Weighted Mean
mode.
AFC_STALL
AFC Loop Updating Freeze
This bit determines if the AFC Loop is working or frozen.
R/W 4
If the Loop is working (0), the integrator inside the
L64780 updates its value from time to time.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| L652DU12RE | 128 Megabit (16 M x 8-Bit) CMOS 3.0 Volt-only Uniform Sector Flash Memory with VersatileIO⑩ Control |
| L652DU12RF | 128 Megabit (16 M x 8-Bit) CMOS 3.0 Volt-only Uniform Sector Flash Memory with VersatileIO⑩ Control |
| L652DU12RI | 128 Megabit (16 M x 8-Bit) CMOS 3.0 Volt-only Uniform Sector Flash Memory with VersatileIO⑩ Control |
| L652DU12RK | 128 Megabit (16 M x 8-Bit) CMOS 3.0 Volt-only Uniform Sector Flash Memory with VersatileIO⑩ Control |
| L652DU90RF | 128 Megabit (16 M x 8-Bit) CMOS 3.0 Volt-only Uniform Sector Flash Memory with VersatileIO⑩ Control |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| L64781 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip COFDM Receiver |
| L64782 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:L64782 Single-Chip COFDM Receiver |
| L6480 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:The L6480, realized in analog mixed signal technology, is an advanced fully integrated solution suitable for driving two-phase bipolar stepper motors with microstepping. |
| L64801GC-20 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
| L64801GC-25 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
發(fā)布緊急采購，3分鐘左右您將得到回復。