- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377598 > L64780 (LSI Corporation) DVB-T COFDM Demodulator(對地?cái)?shù)字視頻廣播 正交編碼頻率分割多路處理解調(diào)器) PDF資料下載
參數(shù)資料
| 型號： | L64780 |
| 廠商： | LSI Corporation |
| 英文描述： | DVB-T COFDM Demodulator(對地?cái)?shù)字視頻廣播 正交編碼頻率分割多路處理解調(diào)器) |
| 中文描述： | 的DVB - T COFDM解調(diào)器（對地?cái)?shù)字視頻廣播正交編碼頻率分割多路處理解調(diào)器） |
| 文件頁數(shù)： | 31/126頁 |
| 文件大?。?/td> | 953K |
| 代理商： | L64780 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當(dāng)前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁
TPS Decoding and Frame Synchronization
2-13
The R and C values for the low-pass filter must meet the requirement
shown in
Equation 2.16
:
Equation 2.16
2.8 TPS Decoding and Frame Synchronization
This block takes the sequence of complex numbers from the output of
the FFT block and recovers the Transmission Parameter Signalling (TPS)
data defined in paragraph 4.6 of the DVB-T/ETSI specification. The block
passes the resulting data to the control logic of the L64780; it thus
configures the mode of operation of much of the demodulator’s circuitry.
The TPS data contains information on:
The modulation system
Whether the transmission is hierarchical
What the value of
α
is (if the transmission is hierarchical)
The inner code rate(s)
The guard interval
The mode: 2 k or 8 k
The guard interval and mode interaction cannot be used for acquisition,
but assist the receiver in handling a reconfiguration of the transmission.
By implication, the TPS also indicates the phase of the four-symbol
sequence of insertion of scattered pilots.
The TPS Decoder extracts the data bits from the TPS carriers and
retains the most recent 67 bits. The decoder detects the start of the
frame and carries out the Bose-Chaudhuri-Hocque (BCH) error check on
the block of 67 bits, so that data containing errors can be discarded. All
the data in the list above are passed to the control logic along with two
flags: one indicates the start of a frame; the other indicates whether the
error check detects errors. If there were no errors, the control logic uses
the data to configure the demodulator, discarding any previous settings.
The settings can be read and initialized through the microprocessor
interface, which allows previously stored settings to be used when a
channel is selected, making acquisition faster.
R
AFC
C
AFC
330
μ
s
=
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| L652DU12RE | 128 Megabit (16 M x 8-Bit) CMOS 3.0 Volt-only Uniform Sector Flash Memory with VersatileIO⑩ Control |
| L652DU12RF | 128 Megabit (16 M x 8-Bit) CMOS 3.0 Volt-only Uniform Sector Flash Memory with VersatileIO⑩ Control |
| L652DU12RI | 128 Megabit (16 M x 8-Bit) CMOS 3.0 Volt-only Uniform Sector Flash Memory with VersatileIO⑩ Control |
| L652DU12RK | 128 Megabit (16 M x 8-Bit) CMOS 3.0 Volt-only Uniform Sector Flash Memory with VersatileIO⑩ Control |
| L652DU90RF | 128 Megabit (16 M x 8-Bit) CMOS 3.0 Volt-only Uniform Sector Flash Memory with VersatileIO⑩ Control |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| L64781 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip COFDM Receiver |
| L64782 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:L64782 Single-Chip COFDM Receiver |
| L6480 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:The L6480, realized in analog mixed signal technology, is an advanced fully integrated solution suitable for driving two-phase bipolar stepper motors with microstepping. |
| L64801GC-20 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
| L64801GC-25 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。