Functional Description and Application Information
S12S Clocks and Reset Generator (S12SCRGV1)
MM912F634
Freescale Semiconductor
249
4.32.3.2.4
9S12I32PIMV1 Flags Register (CRGFLG)
This register provides 9S12I32PIMV1 status bits and flags.
Read: Anytime
Write: Refer to each bit for individual write conditions
Table 325. CRGMULT Field Descriptions
Field
Description
6, 5, 4, 3, 2, 1,
0
MULT[6:0]
FLL Multiplier Bits
DCO Clock will lock to RDIV Clock multiplied by (1000 + 2*MULT[6:0]. Depending on the REFS bit, RDIV Clock is either the
Internal Reference Clock or the divided down Oscillator Clock. So multiplication factors can be from 1000 to 1254. MULT[6:0]
bits must be chosen so that the minimum and maximum DCO Clock frequency fDCO is not violated. See Electrical
Characteristics for frequency range of fDCO.
Table 326. 9S12I32PIMV1 Flags Register (CRGFLG)
0x0037
7
6
5
432
10
R0
PORF
0
LOCKIF
LOCKST
ILAF
UPOSC
0
W
Reset
0
000
00
Note:
186. PORF is set to 1 when a Power-On Reset occurs. Unaffected by System Reset.
187. ILAF is set to 1 when an illegal address access occurs. Unaffected by System Reset. Cleared by Power-On Reset.
Table 327. CRGFLG Field Descriptions
Field
Description
6
PORF
Power-on Reset Flag — PORF is set to 1 when a power on reset occurs. This flag can only be cleared by writing a 1. Writing
a 0 has no effect.
0 Power-on Reset has not occurred.
1 Power-on Reset has occurred.
4
LOCKIF
FLL Lock Interrupt Flag — LOCKIF is set to 1 when LOCKST status bit changes. This flag can only be cleared by writing a
1. Writing a 0 has no effect. If enabled (LOCKIE = 1), LOCKIF causes an interrupt request. Entering Stop mode or writing
registers CRGCTL0, CRGMULT, CRGTRIMH, or CRGTRIML while LOCKST = 1, clears the LOCKST bit, but does not set the
LOCKIF bit.
0 No change in LOCKST bit.
1 LOCKST bit has changed.
3
LOCKST
Lock Status Bit — LOCKST reflects the current state of FLL lock condition. Writes have no effect. Entering stop mode or writing
registers CRGCTL0, CRGMULT, CRGTRIMH, or CRGTRIML clears the LOCKST bit.
0 DCO Clock is not within the desired tolerance of the target frequency.
1 DCO Clock is within the desired tolerance of the target frequency.
2
ILAF
Illegal Address Reset Flag — ILAF is set to 1 when an illegal address access occurs. Refer to MMC Block Guide for details.
This flag can only be cleared by writing a 1. Writing a 0 has no effect.
0 Illegal address access has not occurred.
1 Illegal address access has occurred.
1
UPOSC
Oscillator Startup Status Bit — UPOSC is set when startup of the oscillator has finished successfully.
The oscillator requires a startup time tUPOSC. See Electrical Characteristics for a value. Note that the Oscillator Clock can only
be selected as Bus Clock source (BCLKS bit) or FLL Reference Clock (REFS bit) if UPOSC = 1. If despite enabling the
Oscillator (OSCEN = 1), the UPOSC flag is not set within tUPOSC, this indicates e.g. a crystal failure. Note that the Oscillator
Monitor becomes active after initial oscillator startup, that is only for UPOSC=1.
UPOSC is cleared with disabling the Oscillator, that is either OSCEN = 0 or entering Stop mode. Writes have no effect.
0 Oscillator has not started up. Oscillator Monitor is inactive.
1 Oscillator has started up. Oscillator Monitor is active.