- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373131 > KFH1G16Q2M-DID (SAMSUNG SEMICONDUCTOR CO. LTD.) FLASH MEMORY PDF資料下載
參數(shù)資料
| 型號(hào)： | KFH1G16Q2M-DID |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | FLASH MEMORY |
| 中文描述： | 閃存 |
| 文件頁數(shù)： | 51/93頁 |
| 文件大?。?/td> | 1219K |
| 代理商： | KFH1G16Q2M-DID |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁當(dāng)前第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁
OneNAND512/OneNAND1GDDP
FLASH MEMORY
51
Programmable Burst Read Latency
The programmable burst read latency feature indicates to the device the number of additional clock cycles that must elapse after
AVD is driven active before data will be available. Upon power up, the number of total initial access cycles defaults to four clocks. The
number of total initial access cycles is programmable from four to seven cycles.
4-, 8-,16-, 32- Word Linear Burst Read
As well as the Continuous Linear Burst Mode, there are four(4 & 8 & 16 & 32 word) (Note1) linear wrap-around mode, in which a fixed
number of words are read from consecutive addresses. When the last word in the burst mode is reached, assert /CE and /OE high to
terminate the operation. In these modes, the start address for burst read can be any address of address map.
(Note 1) 32 word linear burst read isn’t available on spare area BufferRAM
Figure 13. Example of 4clock Burst Read Latency
Handshaking
The handshaking feature allows the host system to simply monitor the RDY signal from the device to determine when the initial word
of burst data is ready to be read. To set the number of initial cycle for optimal burst mode, the host should use the programmable
burst read latency configuration.(See "System Configuration1 Register" for details.) The rising edge of RDY which is derived from 1
clock ahead of data fetch clock indicates the initial word of valid burst data.
Output Disable Mode
When the CE or OE input is at V
IH
, output from the device is disabled. The outputs are placed in the high impedance state.
t
IAA
Hi-Z
CE
CLK
AVD
OE
RDY
≈
≈
t
RDYS
t
RDYA
DQ0:
DQ15
D6
D7
D0
D1
D2
D3
D7
D0
Hi-Z
≈
≈
≈
0
1
2
3
4
t
BA
Rising edge of the clock cycle following last read latency
triggers next burst data
A0:
A15
Valid
Address
-1
Table 6. Burst Address Sequences
Start
Addr.
Burst Address Sequence(Decimal)
Continuous Burst
4-word Burst
8-word Burst
16-word Burst
32-word Burst
Wrap
around
0
0-1-2-3-4-5-6...
0-1-2-3-0...
0-1-2-3-4-5-6-7-0...
0-1-2-3-4-....-13-14-15-0...
0-1-2-3-4-....-29-30-31-0...
1
1-2-3-4-5-6-7...
1-2-3-0-1...
1-2-3-4-5-6-7-0-1...
1-2-3-4-5-....-14-15-0-1...
1-2-3-4-5-....-30-31-0-1...
2
2-3-4-5-6-7-8...
2-3-0-1-2...
2-3-4-5-6-7-0-1-2...
2-3-4-5-6-....-15-0-1-2...
2-3-4-5-6-....-31-0-1-2...
.
.
.
.
.
.
.
.
.
.
.
.
5
6
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KFH1G16Q2M-DID5 | FLASH MEMORY(54MHz) |
| KFH1G16Q2M-DID6 | CONN RCPT .100 100POS DL R/A AU |
| KH102 | Analog IC |
| STH5000-200 | Industrial Control IC |
| STQ5000-200 | Low Current Operation at 250 ，Low Reverse Leakage,Low Noise Zener Diode |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KFH1G16Q2M-DID5 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:FLASH MEMORY(54MHz) |
| KFH1G16Q2M-DID6 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:FLASH MEMORY(54MHz) |
| KFH1G16U2M-DEB | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:FLASH MEMORY |
| KFH1G16U2M-DEB5 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:FLASH MEMORY(54MHz) |
| KFH1G16U2M-DEB6 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:FLASH MEMORY(54MHz) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。